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Section I
INTRODUCTION
This document is the First Quarterly Report for the Microwave
Radiometer Design and DevelopmentProgrambeing performed by Space-General
Corporation for the Goddard SpaceFlight Center under Contract NAS5-9680.
The period of program activity covered by this report is 29 September1965
through 31 December1965.
The objective of the Microwave Radiometer Program is to design,
develop, fabricate, test and deliver several models of a 19.35 Gcmicrowave
radiometer for use in the Goddard SpaceFlight Center Meteorological Satellite
programs. The electrical and mechanical requirements for this instrument are
delineated in NASAGSFCSpecification NAS5-9680. The general design approach
for the radiometer is based upon Space-General Corporation's technical pro-
posal P-6308, dated June 1965.
The initial phase of the program effort which is reported herein
has been associated primarily with the development of the engineering model
radiometer, the first deliverable equiument item under the contract. This
has consisted of review and evaluation of the basic design approach, refine-
ment of various design details, breadboard performance testing of portions
of the system_ preliminary parts selection, and initial reliability assessments.
This report discusses the work which has been performed to date
in each of the various program areas, and describes the current status of the
radiometer design and development. It also presents supporting data on a
numberof theoretical aspects of the design, practical design tradeoffs 3 and
factors influencing system performance.
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Section 2
PROGRAMSCOPEANDBACKGPDL_D2.1
The Microwave Radiometer program being comducLedby Spac:e-_enera_
Corporation under NASAGSFCContract N_ 9-9680 involves two principal equip-
merit development <asks_ as foiilows :
ao
b o
Design_ development., fa.briea_lcn, i_est _nd delivery
of several mcdels cf a 19.55 Gc microwave radicmeter
suit.able for me_eorc.icgzca! sa.<e,llz__.euse, and
specificaily applicable to the Nimbus "D" vehicle°
Design_ development_ fa_rication._ Lest and delivery
of specified items of ground checkout and calibration
equipment to be used in several different types cf
radiometer tesving operations prior to sa._;eilite
launch°
The contract also requires Rei.iability and Quality Assurance
activities_ program reporting, program documentation, and test planning
appropriate to the basic objectives cf the program°
The present contract establishes _.,hef::_ilcwing deiiverable
equipment item requirements :
Equipment Item
Engineering Model Radiometer i
Prototype Model Radiometer i
Flight Model Radiome_er No _ I i
Flight. Model Radiometer No o 2 I
Flight Model Radiometer No o .5 1
Antenna Model i
Bench Test. Equipment, 2 Se<.s
Debug Testing Equipmen + i Set
Go-No-Go Equipment !. Set
Deliver_ @n or Before
i Dec° 1966
i March 1967
' Aoril 1967
I May 1967
I June 1967
I Dec, 1966
i L_co 1966
i M_,roh 1967
! Marelh 1967
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In technical review meetings with NASAGSFCprogram representatives during
October and November1965, a desire was expressed on the part of NASAfor
the addition of a breadboard model radiometer to the deliverable equipment
items, and the deletion of the antenna model and one flight model radiometer.
Details of the contract modifications which will be necessary to implement
these deliverable item changes are nowbeing worked out with NASA_and it
appears that a formal contract revision will be madein the very near future.
The manner in which this maymodify the schedule of equipment delivery dates
remains to be determined.
The design, fabrication and testing of the microwave radiometer
is to be performed in accordance with the following NASAspecifications and
publications:
s-652-P-2
NPC 200-2
NPC 200-4
NPC 250-1
GSFC-PPL
s-65o-P-I
S-653-P-14
(26 Feb 1965, and as subse-
quently modified or amended)
(April 1962 )
(August 1964)
(July 1963)
(Most recent revision)
(February 1965)
(29 June 1965)
Discussions with the Technical Officer and other GSFC representatives indi-
cates that NASA's intent is that NPC 200-4 soldering and preferred (high
reliability) parts utilization requirements are to apply to the Prototype
and Flight Model radiometers rather than to all deliverable equipment (e.g.,
not to the Engineering Model or to the Breadboard Model when added to the
contract). SGC has requested that clarifications of this point be incorpo-
rated with the other contract modifications which were previously referred to.
2.2 MICROWAVE RADIOMETER SYSTEM
Microwave radiometric sensors offer an extremely promising,
and thus far unexploited, potential as satellite-borne instruments for
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scientific observations of the brightness temperature of the earth. This will
be particularly true whenmicrowave radiometric data is obtained in conjunction
with other data simultaneously obtained at infrared_ optical_ or ultraviolet
wavelengths.
A basic objective of this program is to develop a microwave
radiometer which will be suitable for meteorological satellite applications,
and_ in particular, specifically applicable to the Nimbus "D" vehicle. Recog-
nizing that the utility of this instrument will be greatly enhancedby provid-
ing a scanning capability such that two-dimensional mapping coverage of the
earth is obtained_ SGChas given primary design emphasis to the scanned
version of the radiometer. All program developments to date indicate that
the specified performance requirements for the scanned radiometer can be
fully met within the scheduled program period; furthermore, as indicated in
Section 2._, the scanning capabilities could be significantly improved upon
should NASAso desire.
A block diagram of the scanning radiometer is presented in
Figure i. The principal specifications for this instrument maybe summa-
rized as follows. The radiometer will operate at a center frequency of
19.35 Ge with a bandwidth of 200 Me. The dynamic range of the radiometer
is lO0°K to 330°K_ and the _4S temperature sensitivity of the radiometer,
ZkT,will be 0.7°K or less. The absolute accuracy of temperature determina-
tion will be within 2°K over the stated dynamic range and over an environ-
mental temperature range of 0° C. to 50o C. The antenna beamwill be scanned
through an angle of + 30° relative to the nadir and in the direction perpen-
dicular to the direction of vehicle motion. The maximumwidth of the antenna
beamover the full scan range shall be 3.0° or less. The weight of the radi-
ometer_ including the antenna_ will be a maximumof 15 pounds. Total power
consumption will be a maximumof 20 watts.
The remainder of this section of the report reviews the current
radiometer design by individual subsystem, and discusses design activities to
date_ design details and status, as well as various aspects of the theoretical
and experimental basis for the design. This is followed by discussions of
SGC939R-3 page 4
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reliability and quality assurance program activities, calibration and test
equipment development, and potentially available system performance improvements°
2.2.1 ANTENNA DESIGN
Because of the volumetric limitation and electrical perfo_nnance
requirements that have been imposed in this application, the antenna must take
the form of a planar or two-dimensional array of radiating elements. In such
an array both the amplitude and phase distributions across the array aperture,
and hence the radiation pattern, are readily controlled°
A convenient method of forming a row of elemental radiators into
a composite linear network is through the use of an edge-slot linear array as
shown in Figure 2. Energy propagating down the waveguide is coupled into
slots cut in the narrow wall of the waveguide and is then radiated. I The
amplitude of the energy that is coupled into each elemental radiator is con-
trolled by the angle of the slot, i.e., the greater the angle, the greater the
energy that is coupled. By proper distribution of slot angles, therefore, the
taper in the amplitude distribution that is required for the suppression of
sidelobes can be achieved with only a small portion of the input energy
reaching the termination. All elements of the array can be made to radiate
in phase and thereby generate a fan beam that is normal to the longitudinal
axis of the array. This is accomplished by (i) spacing adjacent slots
_g,/2 apart, where Xg is the wavelength inside the waveguide, and (2) revers-
ing the inclination of alternate slots. Each of these two factors intro-
duces a 180 ° phase differential between adjacent radiators, the net result
being a 360 ° or 0° phase differential.
i. It should be recognized that such a linear array element is a reciprocal
I
I
I
I
devic@ and functions equally w@ll in a transmit or a receive mode. The
passive microwave radiometer, of course, uses only the receive mode;
references to the transmit mode are used only for convenience in
description.
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The planar ensemble of linear edge-slot array elements is fed
by a similar edge-slot array in the manner indicated in Figure 3- However, in
this application a Reggia-Spencer type ferrite phase shifting element is inter-
posed at each junction of a linear element and the feed so that a differential
phase bias can be introduced between the linear arrays. This differential
phase shift is achieved by applying a variable magnetic field to the ferrite
elements.
The selection of the type of linear array element to be used,
i.e., resonant or nonresonant, involves the following considerations. In the
resonant array, the adjacent slots of the edge-slot waveguide element are
spaced a half waveguide-wavelength apart along the guide with adjacent slots
coupled in orthogonal phase. This array of shunt slots is terminated by an
open circuit, so that no power is dissipated in the reflecting termination.
However, the input standing wave ratio (SWR) of this type array is quite high,
approximately 3 :i, resulting in a reflection loss of approximately 1.25 db
at the array input. The beam of such an array is normal to the array. As
the length of the resonant array increases_ a very small change in frequency
is sufficient to destroy the necessary phase relationship down the guide.
The input impedance and radiation pattern also change radically with fre-
quency (the main beam may split due to the reflected wave). In the non-
resonant array, on the other hand_ the slot spacings are slightly different
than a half waveguide-wavelength. Since the slots no longer radiate in
phase_ there is an improvement in both the impedance and pattern bandwidths
and an easing of the required mechanical tolerances. However the beam now
emerges at an angle to the array in accordance with the relation.
sin @ = _ - _ (2-1)
2d
where 8 is the position of the main beam relative to the array normal,
d is the element or slot spacing and _ and _g are the free-space and waveguide-
wavelength respectively. However_ by appropriately setting d, it is possible
to keep the beam position within a few degrees of broadside. In the nonresonant
array only a small percentage of the input power (approximately 3 to 5 per cent)
must be wasted in a dummy load at the far end of the array_ resulting in a
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loss of approximately 0.15 db. Because of its lower losses and greater fre-
quency stability, the nonresonant array has been selected as the more advan-
tageous type of element for the present application.
An additional loss that must be considered is the loss due to
the finite conductivity of the waveguide walls. This is independent of the
type of array used. In aluminum WR-42 waveguide, this attenuation amounts to
17 db per i00 feet of waveguide. Increasing the size of the waveguide will
lower the attenuation. However, a nonstandard waveguide must be used, since
in the next larger standard guide (WE-62) higher order modes would propagate.
The beamwidth and sidelobe level of the array will be con-
sidered next. In generalj the beamwidth and the gain of an array are depend-
ent on several factors. Among these factors are: (i) the length of the
array, L; (2) the wavelength at the operating frequency, X; (3) the amplitude
distribution across the array; and (4) the squint angle of the beam, i.eo, the
position of the beam relative to the normal-to-the array. Although it is
possible to compute a beam broadening factor that is dependent only on the
array amplitude distribution, the other factors must all be considered simul-
taneously when the beamwidth of the array is computed. The side lobe level,
however, is determined primarily from the phase and amplitude distribution
along the array.
Since the required amplitude distribution is dependent on the
desired side lobe level, a brief analysis will be shown here to indicate the
level of side and back lobes that can be tolerated. Specification require-
ments dictate that the power received by the side and back lobes over the
full scan range of + 30 degrees shall be less than 8 per cent of that
received by the main lobe. Furthermore, the width of the main lobe at the
half-power points over the full scan range shall be a maximum of 3 degrees.
Assume, therefore, that the first zero points in the radiation pattern, or
first nulls, occur at angles of four degrees from the point of maximum
radiation. This assumption can be shown to be quite good for the proposed
antenna system. Further assume that the shape of both the main beam and
the side lobes are parabolic in nature, as shown in Figure 4, and that addi-
tional nulls occur in the radiation pattern at eight degree intervals. Since
SGC 939R-3 page i0
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the power received by either the main or side lobes is proportional to the
area contained in these lobes, it is possible to determine to what average
level, h, the side lobes may rise and still satisfy the stated performance
re quirement s •
is given by
This can be done as follows. The area under a parabolic curve
2 bh (2-2)
Areaparaboli c =
where b is the base and h is the height. Eight per cent of the area in the
main lobe can thus be equated to that area in the forty-four side lobes.
That is
0.08 Areamainlobe __ _ Areasidelobe s (2-3)
0.08 (8) (1)_>44(3) (8)
Therefore
< 0.08
- 44 - 0.001819
or h < -27.4 db
The performance requirement can therefore be satisfied provided
the average side lobe level h, is less than or equal to approximately -27°4 db
relative to the main beam. Since the majority of side lobes will be well
below this level, high close-in side lobes could be tolerated° However, the
computed level serves, mainly, to set a design goal. In order to allow for
the deleterious effects of mechanical tolerances in the fabrication of the
array, an average side lobe level of -35 db will be designed into the array
elements.
2.2 .i.i ARRAY LENGTH AND BEAMWIDTH
As mentioned previously, the beamwidth of the array is dependent
on several factors, one of which is the amplitude distribution across the
array. Since the amplitude distribution also affects the side lobe level
of the array, it is desirable to select a distribution that minimizes the
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Iarray side lobes. A Dolph-Tchebyscheff 2 amplitude distribution, coupled with
a linear phase distribution, has been selected since it will produce the
narrowest beamwidth for a given side lobe level and vice versa. The effect
of this distribution, or any tapering of the amplitude distribution from uni-
form, is to broaden the beamwidth of the main lobe. In addition, as the beam
is scanned from broadside, there is a further increase in the beamwidth due
to the reduction in the effective aperture of the array. These two effects
will now be considered in detail.
Elliott 3 has shown that the half-power beamwidth of a large
array with uniform distribution is given by
8 = e2 - 81
L I= cos os e - 0.443 - cos os e + 0.443O O
(2-4)
(o < e < (el_>o -- 5 ) and 0)
where e2 and 81 are those angular directions on each side of the main beam
maximum at which the power density is reduced by half; e is the direction of
the main beam maximum, L is the array length and _, the free space wavelength.
For the case where L >> l, Equation 2-4 can be approximated by
e ~ o.886 _csc e (2-5)
O
For L> 5_, Equation 2-9 is in error by less than 0.2 per cent at broadside and
is in error by less than four per cent when the beam has been scanned to within
two beamwidths of endfire.
1
.
C. L. Dolph, "A Current Distribution for Broadside Arrays Which Optimizes
the Relationship Between Beamwidth and Sidelobe Level," Proc. IRE, Vol.
34, pp. 335-348, June 1946.
R_ S. Elliott, "Beamwidth and Directivity of Large Scanning Arrays,"
Microwave Journal] Part I, Vol. 6, Dec. 1963, pp. 53-60; Part 2, Vol. 7,
Jan 1964, pp. 74-82.
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In order to be consistent in the coordinate system used through-
out, let eo = 0 at broadside and eo = _ at endfire. Equation 2-5 is modified
accordingly to the following:
--_0.886 _ sec e (2-5a)®
o
For amplitude distributions other than a uniform distribution,
an additional beam broadening occurs. This beam broadening is a function of
the side lobe level of the array, which is dependent on the amplitude distri-
4
bution. Stegen has derived an expression relating the beamwidth of the
Tchebyscheff array to the side lobe level and array length. This expression,
modified to include the beam broadening factor for scanned arrays, is
A_. (2-6)@ - L sec e°
where 0 is in degrees and A depends on the side lobe level r
r (db) -20 -25 -30 -35 -40
A(degrees) 51.1 56.0 60.6 65.0 68.7
as follows
It can be shown that for a -35 db maximum side lobe level, and
a 2.8 degree beamwidth (so chosen to ensure that the beamwidth does not exceed
3.0 degrees at a scan angle of 30 degrees) the array length in the scan plane
must equal
L : 6_.0 x i.i_32.8 k
L = 26.8_
In the plane of the linear array elements, i.e., the non-
scanned plane, the same beamwidth and side lobe requirements must be satis-
fied. However, since the beam is not scanned in this plane, the linear array
4. R. J. Stegen, "Excitation Coefficients and Beamwidths of Tchebyscheff
Arrays," Proc. IRE, Vol. 41, pp. 1671-1574; Nov 1953.
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elements need only be 23.2_. At 19.35 Gc, _ is 0.610 inches. The required
array lengths are therefore as follows_
ScannedPlane = 16.35 inches
Linear element plane = 14.15 inches
It should be pointed out that these are the dimensions of the
effective radiating aperture which do not include the additional length re-
quired for terminations_ etc.
2.2.1.2 SLOT AND LINEAR ELEMENT SPACING
In order to minimize the number of elements in an array, it is
desirable that the spacing between elements be as large as possible. However,
as the spacing between elements is increased, a point is soon reached where
grating lobes appear.
In the plane of the linear array elements these grating lobes
will be suppressed as long as the spacing between elements is less than a
free-space wavelength. Slot and element spacings that are slightly less
than a half waveguide wavelength and, therefore, also less than a free-space
wavelength, are sufficient to suppress grating lobes.
In the orthogonal plane, as the beam is scanned away from
broadside by modifying the phase distribution across the array aperture,
the maximum allowable spacing between elements must be decreased if grating
lobes are to be suppressed. The required spacing to suppress grating lobes
at any angle e can be approximated from the expression
i
d i ---
-- = N
1 +sine
where d
the scan angle, and _ the free space wavelength.
elements can be determined from
L
N - +i
d
is the element or slot spacing, N is the number of elements, e is
Since the required number of
(2-8)
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where L is the length of the array, it is possible to substitute Equation
(2-8) into Equation (2-7) and determine the maximum allowable element spac-
ing, d. The resulting expression is
d 2 + Ld - L_ = 0
1 + sin @ (2-9)
In specifying the spacing between elements, consideration must
be given to the avoidance of resonant conditions. As discussed previously,
this occurs when the elements are spaced at one-half waveguide wavelength
intervals. Such a spacing generates a relatively high VSWRand results in
a loss in efficiency. From standing wave ratio measurements made on an
experimental K-band array it was found that a spacing of 0o462X (0o410 inches)
ensures that the VSWRwill not exceed 1.06 in the frequency range between
18.85 Gc and 19.85 Gc. Therefore, in the plane of the linear array elements,
the spacing between adjacent slots is 0.410 inches.
In the scanned plane, the maximum allowable spacing between
adjacent linear array elements which will ensure the suppression of grating
lobes can be computed from Equation (2-9). For L = 16.35 inches, X = 0.610
inches and 8 = 30 degrees,
or
d = 0.400 inches
d = 0.655X
In order that there be a margin of safety in grating lobe suppression, d will
be set to 0.62 X or .380 inches. This distance is also well below the require-
ment of .410 inches spacing for low VSWR.
The total number of array elements as well as the number of
radiating slots in each linear array can therefore be determined from Equa-
tion (2-8). In order to obtain an integral number of slots in the linear array
elements with a 0.410 inch spacing between adjacent slots; it is necessary to
increase the length of the array slightly to 14.35 inches. The totals; then,
are :
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N = 44 linear array elements
N = 36 slots in each linear array element
A summary of the characteristics of the planar array inboth
the scanned and nonscanned planes is given in the table belowo
Design Scanned
Parameter Plane
length 16.35 inches
2'°42° at B = 0°
beamwidth 2°80 ° at @ = + 30 °
m
element or
slot spacing .380 inches
No ns ca nne d
Plane
number of ele-
ments or slots
14o3_ inches
2°76 ° at 8 = 0°
o410 inches
44 36
sidelobe level -35 db -35 db
Table 2-1. Array Design Parameters
2.2 .i .3 AMPLITUDE DISTRIBUTION
As stated_ the phase and amplitude distributions along a linear
array dictate the side lobe level of the array and it is desirable to select
distributions that minimize these side lobes. For this reason_ the Dolph-
Tchebyscheff amplitude distribution has been selected.
The required amplitude distribution can be determined frcm exact
expressions developed by Stegen5/ For an even number (2N) of elements_ the
expression is
Ir N-I 1
i + 2 _ T2N_I (Z cos S_)cos S_ (2M + I)
I+l = N S=I o 2N 2N
J
(2-io)
5. R. J. Stegen_ ibid.
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where
m = 0_ i; 2 ...... _ N-I
r is the main beamto side lobe voltage ratio
Z = cosh io (M c°sh-lr)
-i
TM (z): cos (Mcos z) Izl_<1.o
_M (z): cosh(Mcosh-1z) Izl_>i.o
and M is one less than the number of elements in the array; i.e., M equals
2N-I.
For an odd-number of elements (2N+I), the excitation coefficient
for the center elements is
1 + 2 s, (z cos s_ ) (2-11)Io - 2N+l T2N o 2N+l
S=I
and for all other elements
2 Ir S_ 2Sz_M_
I = 2N+---7 + 2 S=l_ T2N (Zo cos 2N+I ) cos 2-DT] (2-12)
where m = i, 2, 3,
A plot of the relative amplitude distribution for a Tchebyscheff
array is shown in Figure 5 for a side lobe level of -35 db. In this figure
the ordinate _ is equal to 2X/L where X is the distance measured from the
center of the array; and L is the total length of the array. The same rela-
tive distribution will be used for both the 36 slot linear array element and
the 44 slot feed array.
The ratio of the power coupled by each slot element to the power
in the bus guide at each slot then defines the required normalized conductance
at that slot. That is;
g(x) =
0
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where
g(x) is the normalized conductance,
P(x) is the power radiated by a slot, and
Po(X) is the power in the guide at that sloto
Since it is essential that there be no appreciable wave reflected
from the end of the array to radiate an undesirable lobe, the array is termina-
ted in a matched dissipative load. The array is so designed that approximately
three to five per cent of the input power is coupled into this load terminating
the array.
2.2.1.3.1 SLOTCONDUCTANDEANALYSIS
The degree of coupling into a slot, and hence the conductance
of the slot, dependsprimarily on the current density intercepted by the
slot and the length of the slot transverse to the current lines. Since the
size of the waveguide has been so chosen that, at tlhe operating frequency,
only the TEIO modewill propagate, the electric field and the current vectors
will be as shownin Figure 6a. It is apparent that whenthe angle of a slot
located in the narrow wall, as shown, is parallel to the current lines there
is no energy coupled into the sloto Similarly, whenthe slot is orientated
orthogonal to the current lines, the coupling is maximum° The electric
field E across the slot is therefore as shown in Figure 6bo This vector
can be broken into two orthogonal componentsEH and EV which are related to E
by the cosine and the sine of the inclination angle 0 respectively. In the
present system EH is the desired polarization. Hencezthe orthogonal vector
EV should be minimized or supressed. Dodds, et al/ have shownthat for tilt
angles up to 15° , this unwanted polarization is less than one per cent of the
radiated power. The effects and magnitude of this cross-polarized field will
be discussed in more detail in a later section°
In the design of a slotted array antenna, it is quite important
that the power radiated from each slot in the array be sufficiently predicta-
ble that a specific amplitude distribution can be designed into the array°
6. [Odds, Guptill, and Watson, "Further Data on Resonant Slots," McGill
University, PRA-109.
SGC939R-3 page 20
(a)
Figure 6.
(b)
Electric Field and Current Orientation
in Edge-Slotted Element
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2.2.1.3.2 CONDUCTANCEOFA SINGLEEDGESLOT
As a part of work performed by SGCon IR and D and contract
N0w-65-0135c, an expression has been derived for the conductance of a single
slot located in the narrow wall of a rectangular waveguide. The detailed
derivation has been published in SGCDocument779R-12.8 In this derivation
the actual field distribution along the slot was approximated by assuming a
partial cosine distribution. The bases for this assumeddistribution were
that the field must vanish at the end points, i.e., go to zero at the ends
of the slot_ and that, from a symmetry standpoint, the field must exhibit
a maximumat its center. The resulting expression for the conductance is
as follows :
g
1
2 Rdipole
(¢)2sin2 0
where the following definitions apply:
Rdipole is the equivalent resistance of a complementary
dipole with the same partial cosine distribution (plotted
in Figure 7 as a function of dipole length 2_/_),
a and b are the broad and narrow inner dimensions of the
rectangular waveguide, respectively,
and kg are the free-space and waveguide wavelengths,
respectively,
(2-14)
6 is the slot angle, and
_=_sin k_ cos [(_ sin 0_ B-[_k)sin2sin _ [cos k_sin (_ sin @_7_(2-15)
1 - e
where k is the phase constant inside the waveguide and _ is the slot half-
length.
8. "Missile Guidance Array Antenna," SGC 779-12, 15 Dec 1965 (Confidential).
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This specification of the radiated power is conventionally given in the form
of an equivalent normalized conductance, g. In the case of a resonant slot in
the narrow wall of a waveguide, this conductance is dependent on the angular
orientation of the slot, the operating frequency, the inner dimensions of the
waveguide, and the mutual coupling effect of adjacent slots. The mutual
coupling problem has yet to be analytically defined, although measurements
madeby various workers have established its qualitative nature and defined
quantitative boonds. However, before mutual interaction can be specified, the
nature of the individual element must be understood.
7
Stevenson has performed a comprehensive analysis of the prob-
lem of determining the conductance of a slot in a section of waveguide as a
function of slot angle, frequency, and guide dimensions. Unfortunately, the
equation that he obtained for the conductance of a resonant slot in the narrow
wall of a waveguide yields values that are appreciably higher than actual
measured values. It is noted that this discrepancy cannot be attributed to
a disregard of mutual coupling as the effect of mutual interaction is to raise
the conductance. In this section, an expression which conforms more closely
to the experimental data (and which was used in the design of the linear edge
slot arrays) is presented and discussed.
Stevenson's model places a resonant slot wholly in the narrow
wall. In most practical waveguides, however, it is necessary to have part of
the slot overlap into the broad wall in order that the slot be of a resonant
length. That portion of the slot that lies in the broad wal_ intercepts a
negligible amount of transverse wall current. Consequently, it contributes
very little to the conductance of the slot, and also very little to the
power radiated from the slot. As a result, the measured conductance and
power data are lower than those which are obtained by computation from
Stevenson's equations. The effect of the slot overlapping into the brcad
wall of the waveguide will now be taken into account and a more accurate
expression for the conductance of a slot presented.
7. A. F. Stevenson, "Theory of Slots in Rectangular Waveguide,
Applied Physics, Vol. 19, PP. 24-38, January 1948.
Journal of
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Verification of the general validity of Equation (2-14) has been
made by comparing theoretical results with experimental measurements at differ-
ent frequencies and for various waveguide sizes. As an example_ in Figure 8
the conductance as given by Equation (2-14) is plotted as a function of the
angular displacement e for a slot in a RS-_2/U waveguide (.900 x .400 inch),
the slot being resonant at 9.375 Gc. This curve is compared with results
obtained from Stevenson's equations and with the experimental results obtained
by Dodds, Guptill_ and Watson. 9_ I0 The difference in the conductance value
that is obtained when the field distribution along the slot is modified to
correct for the portion of the slot that overlaps onto the broad wall of the
waveguide is quite apparent in this figure. Stevenson's results are appreci-
ably higher. There is excellent agreement_ however_ with the measured data
of Dodds_ et al.
Additional experimental verification of Equation (2-14) was
obtained by cutting single slots at various angles in sections of RG-91/U
(.622 x .311 inch) and RG-53/U (.420 x .170 inch) waveguide. These slots
were of a resonant length at frequencies of 11.4 Gc and 19.0 Gc in the
RG-91/U and the RG-53/U waveguides, respectively. The conductance of these
slots was measured and has been plotted in Figures 9 and i0 for comparison
with the theoretically derived values° Here again there was excellent
agreement.
The manner in which these conductance measurements were made
is of interest and should be discussed at this point. Since the normalized
conductance of a slot is defined as the ratio of the power radiated by the
slot to the power in the waveguide at the slot position_ measurement of both
the power at the input of a single-slotted waveguide section and the power
radiated by the slot is sufficient to define the conductance of the slot.
The length of the waveguide section was made quite short so that the waveguide
9- Dodds and Watson_ "Frequency Characteristics of Slots_" McGill Uni-
vers ity_ PRA-108.
i0. Dodds, et al, ibid.
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could be considered lossless. A perfectly matched load terminated the wave-
guide section. The power radiated by the slot wasmeasuredby coupling this
energy into a detector through an auxiliary waveguide section (or port) that
was placed over the slot in a manner identical to that used in the feed
section of the present planar array. It can be shownthat the mismatch and
resulting reduction in the radiated power of the slot with such a configura-
tion is insignificant for slot angles less than approximately 15°.
For extremely small slot angles and for angles greater than
15° , it is necessary to use a different measurementtechnique. This is
because, for very small angles, the power radiated is quite small and signifi-
cant inaccuracies can result with the above technique o For angles greater
than 15° the transverse componentof the field across the slot is of signi-
ficance and must be accoumted for in the measurement° The alternative
measurementtechnique makesuse of slotted line methods tc measurethe slot
impedance. In this approach the waveguide section containing the slot is
terminated with a near-perfect moveable short circuit. This short-
circuiting plunger is placed at two adjacent positions in the waveguide
beyond the slot in such a way that there is no radiation from the slot as
indicated by a sensitive pick-up devices such as a horn feeding a crystal
detector° Ti_edistance between these two positions is a half guide wave-
length, and, for a shunt _• +_ese po_in_......... _pr_sent a short circuit
across the waveguide at the electrical center of the sloto Movementof the
plunger to a position half waybetween these two points makes the waveguide
appear to be terminated in an open circuit beyond the slot center. Node
positions on the standing wave in the slotted line are then noted for the
two adjacent plunger positions which put a short circuit at the slot center
and for the plunger position which puts an open circuit at the slot center°
The VSWRis then determined from standard methods used in the measurementof
iihigh standing-wave ratios. From this data it is possible to determine the
total admittance of the slot quite accurately.
ii. C. G. Montgomery, "Technique of MicrowaveMeasurements," Vol. II,
Radiation Laboratory Series, McGraw-Hill, New York, 1947; pp. _09-507.
SGC 939R-3 page 29
II
i
I
I
I
I
I
b
in conclusion_ it is felt that a more accurate expression for
_he conductance of an edge slot that overlaps into the broad wall has been
derived° With the conductance of a slot now predictable as a function of
angular inclination and waveguide size_ it is possible to design any required
amplitude distribution into a linear array of such slots o Depending on the
spacing between adjacent slots_ only slight_ if any corrections_ would be
required to compensate for mutual coupling effects o
2o2ol.3o3 CONDUCTANCE OF SLOTS IN ARRAY FEED ELI_MENT
When auxiliary waveguide ports are placed over each slot of
a linear edge-slot array element as is done in order to form the planar
array feed_ the conductance of these slots will be modified in a predictable
manner. There are two principal reasons for this change in conductance.
One is concerned with the suppression of the orthogonal or cross-polarized
component of the electric field; the other is concerned with the change in
the resonant length of the sloto
In the previous section it. was shown that a simple slot in
the narrow wall of a section of waveguide will radiate an electric field
that has both a horizonial and a vertical component o When an auxiliary
waveguide section of standard cross_section is placed over this siot_ the
vertical component of the field will be suppressed° T__is suppression ccc_s
because the vertical field is aligned parallel to the broad walls of _he
auxiliary waveguide section and is ihence cut off at the operating frequency°
0nly the horizontal component of the field is therefore coupled into the
ported section; the vertical component is reflected back into _he feed
guide. The field that is transmitted will be proportional to the product
of the magnit-ade of the field at the slot and the cosine of the angle of
inclination of the sloto Since the radiated power is therefore proportional
to the square of the cosines of this slot angle_ and since by definition the
conductance of a slot is equal to the ratio of the power radiated to the
power available, then the no__lalized conductance of the ported slot can be
expressed as
2
gp = g cos S (2-16)
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where g is the conductance of the simpl% unported slot as expressed in F__ua-
tion (2-14).
The problem of analytically determining the effects of the port
on the resonant length of the slot is more difficult. The analytical solution
must be modified by empirical measurements. The reflectometer laboratory setup
as shown in Figure ii was used to determine both the resonant length and the
conductance of various ported slot configurations. For the resonant length
measurements_ several single-slot ported-sections were made with identical
slot angles but varying slot depths. Measurement of the conductance of each
of these slots was then made as a function of frequency by measuring the ratio
of the radiated to incident powers. The frequency at which the conductance
peaked is then the resonant frequency_ since the admittance is real at this
point. A plot of the resonant frequency versus slot length is shown in
Figure 12.
It should be noted that the resonant length shown is the length
of the slot as measured along the inside of the waveguide° The thickness of
the waveguide walls was 0.020 inch. By interpolating the data of Figure 12
it is seen that, at 19.35 Gc_ the resonant slot length is 0.322 inches. Since
the resonant length of the simple unported slot is at 0.290 inches at this
same frequency, it is obvious that the effect of the presence of the auxiliary
waveguide port is to shorten the effective slot length.
With the required slot length now determined_ additional single-
slot ported-sections were made with varying slot angles. Conductance m_sure-
ments were again made using the refiectometer setup. A comparlson of this
measured data with theoretical calculations is shown in Figure 13. It is
apparent again that the theoretical model describes the physical problem
quite accurately.
2 o2.1.4 RADIATION PATTE_ANALYSIS
The radiation pattern of linear arrays of discrete non-interacting
elements may be expressed analytically as the product of t_o factors. 0ne_ the
element factor, is the radiation pattern of a single element and generally has
SGC 939R-3 page 31
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little directivity. The other_ the space factor, is the radiation pattern of
a similar array of point sources and is the factor controlling the directivity
of the antenna° In a linear array of N identical radiators with spacing d
between radiating elements_ the product of these two factors is
nF (@,e) _. I _jn (8 2_dn - -_- sin e) (2-17)
n=O
with F(@je) as the element factor and the summation as the space factor° In
this expression I is the excitation coefficient of the nth radiator, 5 is the
n
phase difference between the exciting fields of adjacent, radiators, and k is
the free-space wavelength. The factor 5 - (2_/_)d sin e is readily seen to be
the phase difference between the far-field signals of two adjacent elem_ents.
The space factor is maximum when this difference is some integral number of
wavelengths_ i.e°,
2_
5 - _u_ sin @m = 2_n (2-18)
where m= O_ _i_ _ 2, etc. and e is the corresponding direction of Zhe field
m
maximum. Rearranging the terms this direction is, since 6 is 2_d/_g,
sin e : _ (2-!9)
m _g d
There may be more than one value of m yielding real values of e . The ampli-
m
tude of each of the resulting beams in the radiation pattern is proportional
to the element factor. These additional unwanted beams are co_only referred
to as grating lobes or extraneous lobes° A judicious selection of d_ the
element spacing, however, will ensure the suppression of these extraneous
lobes.
An additional consideration that must be made in the case of
the edge-slot linear array is the effect of the cross-polarized field com-
ponent on the radiation pattern° As discussed in a previous section_ this
unwanted polarization component occurs as a result of tilting the various
slots in order to control the amplitude distribution of the desired
SGC 939R-3 Fage 35
polarization° For the required nu_nberof elements and the desired sidelobe
level_ it is necessary to incline someof the slots in the array by as much
as approximately 25° in order to achieve the proper amplitude distribution°
The result of this is the generation of a cross-polarized field
which does not reverse direction with reversal of the direction of inclination
of the slot, and gives rise to one or more unwantedmajor lobes at angles
that can be determined from Equation (2-19)o It should be mentioned that
only in radiometric applications is this cross polarized field detrimental°
For practically all other applications its presence is tolerable o
In computing the radiation pattern of the linear array element
it is therefore necessary to perform the computation separately for each of
the two polarizations° The various excitation coefficients tLhat are to be
substituted into Equation (2-17) for each polarization can be obtained by
multiplying the conductance of each slot by the cosine and the sine of the
slot angles.
Calculations of these two radiation patterns have been made
for a 34-element Dolph Tchebyscheff array that was designed for a -35 db
sidelobe level at 19.35 Gcpso These calculations were performed on SGC_s
IBM 7040 computer and are shown in Figures 14 and 15. For comparison pur-
poses the measuredpatterns of a similar array are shownin Figures !6 and
d1_e...._on oniv was17o T+ will be noted t_hat +h_ pat t_r_ in t.he forward " - , ÷°
computed_hence the 3 db difference in the relative levels of the computed
and measuredvertical polarization lobes are in agreement,
Twopossible approaches can be taken to suppress these unde-
sired cross-polarized lobes in a planar array. Oneapproach is to place
auxiliary waveguide ports over each slot in the samemanner as is done in
the feed array° In this configuration all cross-polarized energy is reflected
back into the feed guide and is thus prevented from radiating. This has been
discussed in the previous section° The desired amplitude distribution can be
easily corrected to compensatefor this effect. The second approach is to
alternate the sense of the slot angles from slot-to-slot in both directions of
the planar array. This will suppress the vertically polarized lobes whenthe
SGC939R-3 pgge 36
<4_
(D
t
O
.,-I
r_ ,--4
+_ O
¢D
P_
o
.,-i o
•r_ ,_
O
p::;
O
-,-4
o
E_
(D
bD
0 OI- 0_- 0_- 011- OS-
(t]OI git_
I
09-
SGC 939R-3 page 37
Ei
oF_
o
o +_
o
o
.io ._
_3
o
Lf_
bO
OS-
!
09-
SGC 939R-3 page 38
Fi
i
i
==
I
r
--_-_ H__ _ a_
i
._7. ' ......... _; --L] ;:±; ;: 1-;;;:-:7--;; n 7:_;-- A7
l
o_
o
o
o
,o
0_
U_
G
o
,o
o
_H
.4o
0
o
SGC 939R-3 page 39
@I
O
rH -H
O 4D
N
4_
4_ ,--I
O
la-i I::k
O
•_ rD
-iJ .,-I
,zD
rj_
(D
g
,-4
(1)
.,4
SGC 939R-3 psge 40
horizontally-polarized lobe is broadside. However 3 as this lobe is scanned
through +_30° , complete suppression of the vertically-polarized lobes can still
be achieved by staggering the slots s provided that for the individual linear
edge-slot array elements one uses either: (i) A nonstandard-size waveguide
with a nonstandard width-to-height ratio, or (2) a standard-size
waveguide loaded with a dielectric material° For obvious reasons, the first
approach s i.e.s the auxiliary port configuration, is the more desirable and
more readily implemented of the two. A detailed analysis of the second approach
will be presented in a subsequent report.
The design of the planar array feed element has been generated
and a feed-element is currently being fabricated. Measurements of its
electrical performance will be made when the fabrication is completed°
2 o2. i. 5 BEAM STEERING
In order to steer the beam of a scanned antenna arrays it is
necessary to alter the phase distribution across the array aperture in a
prescribed manner. For examples the phase distribution that is required
along the array to position the beam at a given angle 8 can be determined
from the following general equation
X A_+,
sin e - - 2d 36o d
g
where Z_ is the phase difference introduced between adjacent apertures in
order to scan the antenna beam_ and the other symbols are as previcusly
defined. Because the inclination of adjacent slots is alternated in order
to achieve an additional 180 ° phase change the k/d term of Equation (2-19) has
had to be modified to k/2do It should be ncted that the beam can be positioned
to either side of the array normal by properly selecting the value of A@o
That is s if a leading or positive phase difference A@ is used s sin e can be
made positive and the beam will be positioned on one side of the array normal°
Similarly s by using a negative or lagging phase difference A@_ sin e can be
made negative and the beam will be positioned on the other side of the array
normal.
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In the present system the phase distribution across the array
is varied by meansof ferrite phase shifters located at the input of the linear
array elements. By adjusting the current in a control coil woundaround the
exterior of the waveguide section, the longitudinal magnetic field is altered,
thereby changing the effective permeability of the ferrite. This changes the
phase velocity in the waveguide_ thereby causing the phase across the aperture
to change.
For large beamsteering angles and for long arrays, the required
phase difference between the first element and the ith element will exceed 2_.
However, physically, there is no difference between 2_ and A_2n_ for an
integer n. Therefore, it is only necessary that each phase shifting element
be able to change the phase in its respective element by 360 degrees° This
is readily accomplished by the present ferrite shifter design.
2.2.1.6 FERRITEPHASESHIFTERS
The ferrite phase shifter that is currently under development
for this application is the type of device first suggested by Reggia and
Spencer.12 Simpilicity of construction and a high figure of merit_ i.e.,
ratio of phase shift to insertion loss, characterize this device. This phase
shifter consists of a piece of rectangular waveguide with a cylindrical rod
of ferrite located at its geometric center, the longitudinal axis of _ae rod
being coincident with that of the waveguide. A coil is woundaround the
outside of the waveguide to provide a longitudinal magnetic field. As the
magnitude of this magnetic field is varied, the effective permeability of
the ferrite rod is changed. The velocity of the wave propagated along the
ferrite rod is changed correspondingly, thereby causing an effective shift
in phase. The amount of phase shift that is achievable with this device is
dependent on several factors, principal amongwhich are the following:
(i) the type of ferrite material, (2) the geometry of the ferrite rod, (3) the
waveguide size, (4) the applied magnetic field, (5) the operating frequency,
and (6) _he temperature.
12. F. Reggia and E. G. Spencer, "A NewTechnique in Ferrite Phase Shifting
for BeamScanning of Microwave Antennas," Proc. IRE, Vol. 45_ pp. 1510-
1517; Nov. 1957.
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In the design of the ferrite phase shifter_ the initial effort
has been directed toward the selection of a ferrite material. Since the shift
in phase is a function of the magnetization of the ferrite_ a basic objective
is to obtain that ferrite which has the highest magnetization and lowest absorp-
tion loss at the operating frequency. A comparison of the electrical character-
istics of some of the materials which have been tested and which are now
receiving primary consideration is shown in Table i.
Table i
COMPARISON OF FERRITE CHARACTERISTICS
Saturation Relative Dielectric Loss
Material Composition Magnetization Constant T_ngent
TTI-390 Mg,Mn 2150 13.0 .0005
TT2-iOI Ni.Co 3000 13.0 .0025
TT2-111 Ni_Zn 5000 12.5 .00i
All the materials shown in Table i are manufactured by Trans-Tech
Inc°_ Gaithersburg, Md. _ It will be noticed that the saturation magnetization
(4WMs) of the nickel ferrites, i.e., Tf2-101 and TT2-111_ is substantially
higher than that of the magnesium-manganese ferrite. However_ the loss tangen[
of the nickel ferrites is also higher. The figure of meriz or phase shift
per db of ioss, is therefore being carefully investigated. On the basis of
present measurements of the phase shift and loss characterisiics of the mag-
nesium-manganese ferrite and the nickel ferrites_ it appears that the fixate
of merit of the TT2-111 ferrite is much higher than that of the other two
materials. This is better than the material originally proposed.
The geometry of the ferrite rod_ as well as that of the rod
support structure and the wave_ide in which the rod is located_ also present
first order effects on both the amount of phase change and the mismatch or
reflective losses occurring in the phase shifter sections to a minimum 9 it is
necessary to use the largest diameter of ferrite allowable so as to attain the
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maximumamount of phase shift. This optimum size of the rod is just below that
at which higher order modesbegin to propagate. This critical diameter is ana_
lyrically given by
%ax : 1309 (2-251
where k is the freespace wavelength and _ and c are the relative permeability
and permittivity respectively of the ferrite material. If these higher order
modes are allowed to propagate_ periodic losses and reflections occur in the
device as the phase is varied by means of the coil current. Similarly, high
VSWR peaks_ or resonances_ can also be related to the electrical parameters
of the region containing the ferrite, the length of lhis region and operating
frequency. Through proper design of both the ferrite rod and its support
structure, however_ these periodic losses_ reflections and resonances can be
pushed out of the operating frequency range.
Measurements are currently being taken of the phase shift and
loss as a function of rod geometry and type of support mechanism. The rods
are shaped like miniature rolling pins with the "handles" serving as impedance
matching devices. The diameter of the "pin" has been varied between C_120
inch and 0.130 inch and two types of support structures have been used_ both
being made of teflon. In one structure the ferrite rod is supported through-
out its length_ in the other it is supported only at its end points. T[v_ical
of the phase shift that occurs as a function of applied magnetic field is
that shown in Figure 18. These particular measurements were taken at 19.35 Gc
for a phase shifter using Trans-Tech _2-iIi ferrite material. The ferrite
rod was 2.497 inches long, 0.120 inches in diameter, with an 0_092 inch step
diameter. The ferrite support structure was two-inch long teflonj tapered
at both ends. The ferrite rod and support structure were inserted in a wave-
guide test piece consisting of a section of RG53/U waveguide 2.92 inches long_
wrapped with 5000 turns of Number 36 copper wire.
From Figure 18 it is apparent that a variation in the applied
magnetic field from 5 to 20 oersteds is sufficient to change the phase by
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approximately 400 degrees. It is possible to generate this range of magnetic
fields by passing a current of between 4 and 16 milliamperes through the coil.
Using 36 gaugewire3 the physical size of the coil is compatible with the
existing volume limitations. A thin layer of bonetic shielding material
wrapped around the coil exterior serves both to isolate the coil from external-
ly generated fields and to confine the field generated by the coil to the coil
interior.
The approximate resistance and inductance values for the above
coil are 300 ohmsand 0.60 henrys respectively. The time constant of this
coil is therefore approximately 2 milliseconds_ which is quite compatible
with the speeds required for switching of the beamsfrom one position to the
next.
If the coil is madefrom copper wire, the total weight of the
44 coils will be approximately 2.55 pounds. This figure can be reduced to
approximately 0.78 pounds if the coil is madeof aluminum wire. The use of
aluminum wirej however, introduces soldering difficulties and other minor
problems. Therefore_ if the additional weight of the copper coils can be
tolerated_ it is recommendedthat this approach be taken.
The above-mentioned ferrite pD_se shifter design parameters
are representative of those which will be selected for the final design°
Firm design recommendations_however, will be dependent upon the results of
additional tests which are yet to be performed on temperature and frequency
effects on phase shifter performance_ as well as on further examination of
various design details.
2.2.1.7 MECHANICALCONFIGURATION
The radiometer antenna is a planar array of 44 linear edge-slot
array elements that is fed (with 44 ferrite phase shifters interposed) by a
similar single array. These elements, as well as the feed_ are madefrom
O.020-inch wall WR-42aluminum waveguide (0.420 x 0.170 inch inside dimensions)°
A 6061 aluminum_ hard as drawn, with a standard 64 microinch finish is used.
There are a total of 36 slots in each of the linear arrays. The angles of
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these slots_ as well as those in the feed element, are adjusted to yield a
Tchebyscheff amplitude distribution across the aperture.
In order to conform to one of the constraints of the original
contract specifications, ioeo, that the maximumdepth (or thickness) of the
antenna must be two inches or less, SGCinitially proposed a flat, in-line
configuration where the linear array elements, phase-shifters_ and feed line
would all be mounted on the face of the antenna. However3 in subsequent
discussions of this design with Mro Clarence Catoe, Dr. Patrick Thaddeus, and
other GSFCrepresentatives; it was established that an alternative design con-
cept would be more advantageous° The two-inch thickness specification was
determined to be a noncritical limitation which might be relaxed without
compromiseto the Nimbusvehicle. With an increased thickness available,
the ferrite phase shifters and antenna feed can then be "folded" behind the
array of linear array elements, and the frontal area cf the antenna,devoted
solely to radiating aperture. This will permit the present antenna beamwidth
requirements to be met without using the full 18 inch by 18 inch frontal
area which has been allocated. Alternatively, the array design could be
modified somewhatto provide a narrower beamwidth and increased radiometer
resolution with exceeding the 18 inch by 18 inch limits (See Section 2.5)o
SGCrequested a specification change to relax the antenna.
thickness constraint in December,1965, and fomai GSFCapproval is expected
very soon. In anticipation of this change, the present design_emphasis is
being given to a configuration which employs 180 degree waveguide bends
beLweenthe linear array elements and their associated phase shif_,ers o The
p_haseshifters are located behind the array in a staggered (rather than
side-by-side) grouping in order to minimize physical interference or "packing"
problems while relaxing constraints on overall phase shifter dimensionso
Straight wavegaide runs are then used from the phase shifters to the common
feed line which is also located behind tlhe array.
Further effort must be given to various detailed aspec_.sof this
design; both electrical and structural, before the final configuration can be
firmly defined. However; the major mechanical characteristics of the array
may be summarizedas follows
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Approximate overall dimensions_ 18" x 16" x 3"
Effective radiating aperture_ 16o35" x 14o35"
Weight allocations
Linear array feed elements
Ferrite material
Coils and shielding material
Terminat ions
Ground plane
Total weight (excluding
support structure and
mounting brackets )
2.66 pounds
0.34 pounds
2.80 pounds
0.05 pounds
0°42 pounds
6°27 pounds
It should be noted that the above weight allocations are based on the use of
copper wire for the phase shifter coils. The use of aluminum wire instead of
copper wire would permit a weight saving of approximately 1o8 pounds and
reduce the total weight to approximately 4°5 pounds.
A lightweight_ structurally sound flight instrument is to be
achieved by combining the antenna_ its support structure, and its mounting
brackets into an integral unit. The 44 slotted arrays will be used as struc-
tural elements and combined with a ground plane - waveg_ide support pia_e and
end tie-down strips to fo_ this structure°
2.2. i. 8 ANTENNA SUBSYSTEM S'd_MARY
During this first quarter_ major efforts have been devoted to
the detail design of the t_hree major components of the antenna subsystem_
i.eo_ the linear edge-slot array elements3 the ferrite phase shifters_ and
the array feed element°
A theoretical analysis of the conductance of a slot in the
narrow wall of a section of waveguide has been made as a function of frequency
and of waveguide dimensions for both the simple slot and a ported slot configu-
ration. Experimental measurements were used to verify the theoretical
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results. Measo_rementswere also madeto determine the resonant length of the
slots in each of these two configurations.
Detail designs of both the linear array element and the feed
element have been generated and one of each type is being fabricated. Measure-
ments of the performance of these elements will be made upon completion of the
fabrication. Preliminary measurementsof the radiation pattern of an edge-
slotted linear array element have been madefor both horizontal and cross-
polarized fields. Comparisonsof these patterns with theoretically-computed
patterns shcwedgood agreement°
in the area of the ferrite phase shifters_ several materials
have been investigated and a TT2-111material selected for use. Several rod
geometries and support structures are being investigated to optimize the
device figure of merit_ i.e.; the ratio of the phase shift to the insertion
loss. A preliminary control coil design has been generated and is being tested.
Temperature measurementsare to be madeon the device prior to finalizing the
design.
Preliminary work has been done on various aspects of the over-
all antenna assembly design for the new "folded" configuration.
2.2.2 BEAMSTEERINGCOMPUTER
The BeamSteering Computer is shownin block diagram form in
Figure 19. The computer provides 48 discrete current levels _c the k4 antenna
coils; incrementally stepping the antenna beamthrough 48 discrete positions
per subframe or scan. The 48 current levels (or beampositions) are synchro-
nized to the Timing and Control Counter by meansof a readout diode matrix.
The matrix transla<_es each timing count to a corresponding switch drive to one
of the 48 commutator switches. The particular switch that is energized
deter_lines the parzicular currents to the 44 antenna coils_ which; in turn_
determine the_antenna beamposition.
Figure 20 is a detailed electrical schematic of the diode
readout matrix portion of the computer; and Figure 21 is a detailed schematic
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of the regulated supply isolation amplifiers (current sources), weighting
resistors3 isolation diodes, and commutator switches. The design requirement
for the diode matrix is to translate the binary count from the Timing and
Control Counter to 48 independent switch drive signals with a minimum number
of diodes. The indicated design accomplishes this with 153 diodes in a cross-
bar matrix configuration. The twelve input diodes in series with A, A, B, B,
etc., are used solely for diode voltage dropping purposes. Outputs of the
diode readout matrix provide the drive to the 48 commutating switches, as
indicated in Figure 21.
Each commutator switch consists of two PNP transistors Q' and
Q". Q" is in an emitter follower configuration with a collector resistor
limiting the maximum emitter current to approximately l0 milliamperes. The
emitter of Q" feeds the base of Q' directly. In the switch "ON" condition,
both Q' and Q" are on. The base of Q" is driven negatively to the sum of the
base-to-emitter drops of Q' and Q" by the 75K base resistor. A l0 milliam-
pere base current (limited by the 1.5K Q" collector resistor) is supplied to
Q' driving it well into saturation. In the switch "OFF" condition_ both Q'
and Q" are off. The base of Q" is approximately one volt positive with the
Q" emitter following, and Q' With a positive base voltage is off. The 39.2K
resistor to +4 V. allows Q' collector-to-base leakage current without turning
Q' on.
Each Q' collector drives a node of 44 current weighting resistors
and isolation diodes. There are 48 current weighting resistors and isolation
diodes in series with each antenna coil (44 coils). Each different weighting
resistor corresponds to a unique emitter current of Q (the isolation ampli-
fier) and thus a unique collector current_ or antenna coil current. The
isolation amplifiers are emitter followers with the bases tied to a regu-
lated voltage supply. The regulated supply consists of a constant current
source feeding four series zener diodes (IN 749A's). The temperature coeffi-
cient of the four zener diodes tracks the temperature coefficients of the Vbe,
Vce diode drops and current gains of Q_ Q'_ and series isolation diodes over
a -lO°C to +60°C range resulting in a relatively constant antenna coil current
over this temperature span.
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Circuit operation maybe described as follows. During count
No. 1 of the Timing and Control Counter, matrix output No. 1 is enabled and
switch No. 1 of the commutator is turned on. All other (47) switches of the
commutator are off. Current flows in all 44 _ resistors. Current does not
flow in the remaining 2064 resistors (R2 - R48), since switches 2 - 48 are
open. The current flowing in any _K resistor is E regulated/RlK which is
the emitter current of the corresponding isolation amplifier. Since the cur-
rent gain of the isolation amplifier is large, the collector current (or
antenna coil current) is essentially the sameas the emitter current° The
44 _ resistors are properly weighted to produce correct coil currents
(i I - i44) properly positioning the antenna beamfor time increment No. 1
At time increment No. 2, the Counter count is 2, matrix output No. 2 is
enabled, and switch No. 2 of the commutator is on. All other (47) switches
are off. Current now flows in all 44 _ resistors 0NLY_ The R2 resistors
again are properly weighted to produce correct coil currents (i I - i44)
properly positioning the antenna beamfor time increment No. 2. The same
procedure follows through time period No. 48.
It is apparent that by correct weighting of the resistors_ any
incremental time versus antenna coil current function necessary maybe
achieved. There is no restriction on linearity between H (magnetic field) and
I (current) for the antenna phase shifting elements. The isolation amplifiers
allows generation of coil currents to a high degree of precision since a
change of coil resistance does not alter the coil current. The accaracy of
beampositioning is thereby madeessentially independent of any temperature
influence on antenna coil resistance.
The present BeamSteering Computer design incorporates several
changes relative to the design originally proposed by SGC. Thesemay be
summarizedas follows :
a. Only 44 antenna phase shifter coils are now
driven, since the present antenna design has
reduced the required numberof linear array
elements and ferrite phase shifters from 50
to 44.
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b.
Co
The "gated supplies" of the originally proposed readout
matrix have been eliminated, since two transistors per
commutator switch are necessary. Replacing the "gated
supplies" logically are the remaining matrix diodes.
Isolation diodes have been added in series with each
weighting resistor to provide complete current isola-
tion between the 44 isolation amplifiers. This results
in a higher degree of current accuracy over a given
temperature range.
do An additional transistor has been added to each commu-
tator switch as a current amplifier to minimize the
total power dissipation of the Beam Steering Computer.
Nearly all of the present Beam Steering Computer design has been
breadboarded and tested. A breadboard version of the complete diode matrix
and the 48 current switches has been thoroughly checked out with the bread-
board Timing and Control Counter driving the matrix in full electrical simula-
tion of actual operating conditions. Preliminary measurements of coil current
stability have also been made using the indicated coil drive circuit and regu-
lated supply design. In tests performed to date, the current stability over a
temperature range of -lO°C to +60°C, in combination with supply voltage vari-
ations of from 24 volts to 25 volts_ us measured to be within 2%.
2.2 -3 RF SWITCHING A_ND REFERENCE SDBSYSTEM
The RF Switching and Reference subsystem implements the system
requirements for an automatic, on-board calibration capability which will per-
mit antenna temperatures in the range from 100°K to 330°K to be measured with
an absolute accuracy of 2°K. The calibration system consists of a cold refer-
ence horn and a hot reference load. These are switched into the system by
means of two ferrite switches to provide a continuous calibration (see Fig-
ure I). The radiometric temperature at the output of switch No. 2 varies at
a 600 cps rate with an amplitude equal to the amount by which the hot refer-
ence exceeds the signal. By means of switch No. i, the cold reference horn is
switched into the input of switch No. 2 in place of the antenna at the end of
each antenna scan period. This establishes the cold reference temperature_
and_ since the amplifier is linear_ it calibrates the full range of 100°K to
330 ° .
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2.2.3.1 B_SWITCHES
The two switching functio_ which are required in the F_ portion
of the systems i.e._ Dicke switching the receiver input between the antenna
and hot reference load_ and periodic insertion of the cold reference horn
signal for receiver calibration_ were previously noted. Ferrite EF switching
techniques are most suitable for each of these switching functions. In addi-
tion_ the packaging of these two switches within a commonassembly offers
important advantages in weight_ volume_and signal loss reduction.
SGCis preparing detailed procurement specifications for the
required dual switch assembly for submission to qualified ferrite switch manu-
facturers. The salient points of the specifications are as follows:
Center Frequency (fo ]
Switch Type (Ref. Figure 22)
Switch No. i
Switch No. 2
Switching Rate
Switch No. I
Switch No. 2
VSWR
Insertion Loss (Ref. Figure 22)
19.35 Gc
Half Latch
Modulator
I0 milliseconds
600 cps with i00 micro-
second riset Lme
1.06 or less between 19.25
and 19.45 Gc
i.i0 or less between 19.05
and 19.65 Gc
Ports Maxim_n Des i_n Goal
1-4 o.5 _ o.3 db
2-4 O.5 db O.3 db
3-4 0.25 db 0.15 db
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PORT 11
14
PORT/2 RECE IVER
PORT/3
HOT LOAD
Figure 22. RF Ferrite Switch Configuration
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Minimum Isolation (Ref. Figure )
Ports 1-4 2-4 3-4
1-4 --- 25 db 35 db
2-4 25 db --- 25 db
3-4 4O db 40 db ---
(The above specifications apply at 19.35 Gc + i00 Mc
and may deteriorate to a minimum of 20 db at 19o35 Gc
+ 3oo Mc)
Input/Output 0.42 "+ .002" by 0o170 "+ °002"
wavegu_de with UG 597 flanges
for all ports
Magnetic Shielding Shielding shall be provided to
limit the magnetic field emanat-
ing from the switch assembly to
less than 10-3 gauss at a distance
of six inches from any part of the
assembly.
Weight 8.0 ounces, maximum
Configuration Not larger than 1.5" x 2.0" x 3.0"
Switch No. 1 is controlled by a cold reference calibration signal
from the Timing and Control Counter which causes the switch to operate for a
200 millisecond period at intervals of approximately l0 seconds. Switch No. 2
is controlled by a 600 cps signal from the Timing and Control Counter and
cycles continuously. Each switch requires an intermediate amplifier co con-
vert its control signal to a current drive which appropriately switches the
sense of its biasing magnetic field.
The switch driver amplifiers may be furnished by the selected
switch manufacturer or may be designed and fabricated by SGC. The final deci-
sion in this regard must await fuller evaluation of vendor capabilities and
proposed amplifier designs. Particularly important considerations are con-
formity of designs with NASA contract specifications, weight and volume
requirements_ and power consumption. The last mentioned will receive particular
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emphasis, since somevendor estimates are currently running higher (ioe.,
total power input of 2.5 to 3.0 watts for the dual switch and driver combina-
tion) than was previously estimated.
2.2.3.2 HOTREFEEENCELOAD
The hot reference load is a temperature stabilized termination
in RG-53/Uwaveguide. Plastic bonded ferrite is used as the RF absorbing
material, and is installed so that it fills the waveguide except for a
quarter-wavelength step at the leading edge. The ferrite material has a
VSWRof less than 1°06 over the frequency range of 19.35 Gc + lO0 Mc.
In order to keep the load temperature stabilized at 330°K + O.l°K
while operating in the temperature environment (i.e., O°Cto _O°C)of the
radiometer module, the load is continuously heated at a rate determined by a
proportional servo control. The temperature of the load is sensedby a
thermistor whoseoutput goes to an electronic servo amplifier which regulates
the heater power to temperature stabilize the load.
The heaters_ thermistor, and the RF load are imbeddedin a copper
heat sink to insure that the thermal gradients between them are kept to a
minimum. To increase the thermal stability of the load and to minimize heater
reduce power consumption, the entire assembly is cast in polyfa_m insulating
material. The addition of the polyfoam insulation increases the volume of
the device, but does not increase the weight significantly since the insula-
tion has a low density.
The two conductive heat loss paths are through the stainless
steel waveguide and through the polyfoam insulation. Stainless steel has a
heat conductivity of 150 milliwatts/cm-deg C. For lO mil wall thickness
RG-53guide and a 55°C temperature difference, the heat flow is approximately
600 milliwatts/cm length of guide.
The heat conductivity of polyfoam is 0.39 milliwatts/cm-deg C.
The cross-sectional perimeter of the waveguide is 3 amgiving an area of 3 cm2/
2
cm length. The area of the copper heat sink is approximately 12 cm For a
2guide length of 5 am, this gives an area of 15 am at an average temperature
difference of 27°C. Thus, the heat flow through the polyfoam insulation is
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approximately 227 + 253 = 480 milliwatts/cm of insulation thickness o If
the insulation is 2 am thick and the guide insulating length is 5 cm then the
total heat loss is on the order of 360 milliwatts.
The heat capacity of the load is 8 joulesPC requiring 440 joules
to raise it from +5°C to +60°C. For a maximum heater capacity of 500 milli-
watts, it would require _ 20 minutes for the load to reach its operating
temperature of 60 ° from a +5°C starting point.
A schematic diagram of the hot load regulator amplifier is pre-
sented in Figure 23. This amplifier has be_n fabricated in a breadboard
configuration and has been checked out over a -lO°C to +60°C temperature
range. The measured offset for this total temperature range was 2 millivolts.
Thermistor specifications indicate a 30 millivolt change for 0.1°C tempera-
ture variation when a lO K ohm thermistor is employed in the input bridge as
shown in Figure 23. Therefore, hot load control to _ O.l°C appears to be
practical. The hot load is presently being fabricated for use with this
amplifier in closed loop temperature control tests.
2.2.3.3 COLD REFERENCE HORN
The cold reference horn provides the lower or cold reference
Zemperature input which, in combination with the upper temperature reference
from the hot load_ calibrates the radiometer. The basic requirement is for
a waveguide horn antenna which is mounted on the Nimbus vehicle in a manner
such that it observes cold space with a minimum amount of radiation introduced
from the earth or from the sun. The horn should also be located as close
as possible to the radiometer module in order to minimize line losses and
attendant noise temperature contributions.
The present design consists of an aluminum horn approximately
i0 inches long with a 3 inch by 3 inch aperture in which a phase-correcting
dielectric lens will be mounted. Over the frequency range of 19o35 Gc + i00 Mc 3
the VSWR will be less than i.i. The beamwidth will be approximately i0 degrees
with side and backlobes held to a minimum. There are no electronic circuits
involved.
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The preferred mounting location for the horn at the present time
is between the lower (earth-oriented side) of the Nimbus ring and the phased
array antenna. However, the suitability of this mounting arrangement is
contingent on several different factors. First, it assumes that s_mfficient
mounting space will be available at this location which depends on the ulti-
mate thickness and configuration of the "folded" array antenna, and on the
distance which the array antenna projects below the Nimbus ring. Since the
present estimate of max_num thickness for the array antenna is 3.0 inches, and,
since NASA has indicated an intention to approve SGC's request that this
antenna be permitted to project up to 9.0 inches (rather than the presently
specified 6.0 inches) below the ring; space should not be a problem. Next,
it assumes that an upward (i.eo, relative to the earth's horizon) pointing
angle for the horn antenna of approximately 30 ° is achievable with this
installation. T_is also should be no problem if the first conditions are
met. Lastly, it assumes that the mounting bay allocation for the radiometer
module will be such that the horn can look in a direction roughly perpendicu-
lar to the direction of vehicle motion (in order to avoid looking at or near
the sun).
2.2.4 RADIOMETER RECEIVER
The microwave receiver consists of a predetection amplifier;
square law detector, and post-detection circuitry. The function of the ampli-
fier is to increase the input RF power variations associated with changes in
antenna temperature to a level which is high compared to the internal noise
of the following stages. The square law detector converts the RF power vari-
ations into voltage variations. In a radiometric application, the receiver
gain is conveniently expressed in dimensions of volts per degree Kelvin.
The receiver has a center frequency of 19.3_ Gc with a band-
width of 200 Mc. The considerations which led to the selection of a tunnel
diode amplifier (TDA) of 3 stages and a tunnel diode detector (TDD) as the
most suitable for this application are discussed in the original SGC Propcsal;
Section 4. The amplifier itself is sufficiently broadband to permit the
indicated 200 Mc bandwidth (which applies to the scanned radiometer) to be
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increased to the 400 Mc bandwidth specified for the unscannedoption. Though
this option is not recommendedby SGC_it would merely require modification of
the filter placed between the first and second TDAstages° The SGCproposal_
Section 3 and Section 4_ presented derivations of the gain requirement of
the amplifier and also denlonstrated that a noise figure of 6 db will provide
the desired radiometric sensitivity.
2.2.4.1 TUNNELDIODEAN]PL!FIERANDI_TECTOR
The first quarter was devoted to establishing exact specifica-
tions for the tunnel diode amplifier and tunnel diode detector° These
specifications have been completed and are being released to qualified ven-
dors. The preparation of specifications involved two parallel efforts_
a. Experimental evaluation of a microwave radiometer
using 19.35 GCtunnel diode receiver design similar
to t[hat planned for this program.
b. Analytical investigation of all pertinent performance
and design factors which influence radiometric per-
formance.
The first of these efforts demonstrated that a 19.35 Gc radiome-
ter employing tunnel diodes could achieve the sensitivity required in this
application. This particular radiometer (which has been employed in con-
junction with another SGCin-house program as well as this program) has
operated without any failure for over five months° A Block Diagramand a
photograph of this equipment,are shownin Figures 24 and 25, respectively.
In addition to several hundred hou_s of laboratory use_ _isis radiometer has
been employed in a field test helicopter installation where it has logged
approximately 55 hours of successful in-flight operation_ plas an approxi-
mately e_ual numberof ground checkout hours. The overall noise figure
including switching network and antenna line loss wasmeasuredat 7-5 dbo
The effective noise bandwidth of the radiometer is approximately 2 Gco For
a one second integration time_ the computedsensitivity is AT = 0o06CKanda
the measuredvalue is _ T = O.07°K. If a predetection bandwidth of 200 mca
and an integration time of 0.2 seconds corresponding to the Nimbusradiometer
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were employed, then the _ T would be 0.49°K which is well within the specifi-
a
cation of A T < 0.7°K for the Nimbus instrument.
a
The present radiometer operates in a mode similar to the Nimbus
application in that the receiver input is switched between two antennas and a
reference load by means of two ferrite switches. Howeverj the losses of the
antennas in this case were approximately 0.2 db as compared to the I db
anticipated in the phased array. Thus_ to meet the Nimbus requirements the
design objective for the Tll_ noise figure is set at 6 db.
The tunnel diode amplifier total gain was set at 42 db and was
found to be more than ample. The post-detection circuitry inclusive of the
synchronous demodulator was quite similar to that to be employed in the Nimbus
radiometer and provided valuable information for circuit evaluation.
The analytical studies of the three-stage TDA microwave receiver
were devoted to limiting the radiometric error contributions from the fci]ow-
ing sources :
a. Thermal noise
b. Short term gain fluctuations
Co Long term gain dr_fts
do Extraneous microwave radiation
e. Amplifier nonlinearity
f. Imperfections in square law detector characteristic
To achieve an overall .radiometric sensitivity value of 0.7°K for a 0.2 sec
integration necessitates the TDA noise figure of 6.0 db in order to hold
thermal noise contributions to 0.5°K.
Radiometric temperature measurement errors occurring as a re-
sult of short term gain fluctuations are of two types: (a) random, and
(b) systematic. Short term is considered here to be a time interval less
than the time elapsed between successive gain calibrations, i.e._ less than
lO seconds. Random short term gain fluctuations are primarily the result of
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randomnoise voltages in the tunnel diode bias voltage in addition to ripple
voltages at frequencies non-harmonically related to the radiometer switching
frequency. These are reduced by insuring that the bias power supply ripple
and noise spectrum is sufficiently well attenuated at frequencies approaching
the 600 cps switching frequency.
Systematic errors consist of gain changes which are periodic
and synchronous with either the radiometer switching frequency or the calibra-
tion repetition rate. In addition to bias supply voltage variations occurring
synchronously_ a second potential cause of such systematic gain fluctuations
is gain change due to source impedance change. The tunnel diode amplifier
employs a negative resistance device and consequently its gain is quite
sensitive to variations in the source impedance. In a radiometer where the
receiver input is periodically switched between antenna and reference sources_
there can be_ in effectj a periodically occurring transient in the source
impedance. Unless special precautions are employed to provide the proper
amount of reverse isolation for the amplifier input circuit, a significant
gain modulation could occur with correspondingly serious radiometric measure-
ment error.
Long term gain drifts are those in which the time ratio of
gain change is sufficiently small that significant change occurs only over
intervals long compared to the i0 second calibration repetition period°
Since these changes are susceptible to calibration_ the tolerances for them
are much greater. The limits are set by dynamic range and signal-to-noise
considerations. The possible sources of these drifts are bias supply drift_
thermal drifts_ and aging of the tunnel diodes.
A quantitative examination based on the above considerations
of gain stability has resulted in the following general specifications for the
tunnel diode amplifier:
a. The rms value of fluctuations in apparent antenna
temperature due to random gain fluctuation will be
kept to less than 0.5°K.
b. The total temperature error due to systematic gain
fluctuations of all types will be kept to less than
l°K.
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c. Long term gain drift will be kept within + 2 dbo
d. Ripple and noise voltages in the bias supply at
frequencies in excess of 60 cps shall be suppressed
by a factor of i0 _ with respect to DCcomponents°
e. The reverse isolation between the input tunnel
diode and the source impedanceshall exceed 70 db
within a 200 mc band about the center frequency°
f. The DCregulation of the tunnel diode bias voltages
should be better than 0.005%.
Extraneous radiation from groundbasedand on-board transmitters
is guarded against at low frequencies by the cutoff characteristics of the
amplifier waveguide input and in the immediate vicinity of 19.35 Gcby a
four-section bandpass filter located between the first and second stages.
Nonlinearity of the amplifier and deviation from the square
law characteristic of the detector will be kept to appreciably less than 0°5%°
Since the dynamic range of the antenna signal plus receiver internal noise is
less than i db_ this is quite compatible with the objective of limiting this
error contribution to less than l°K. Furthermore_ any error of this type is
subject to further reduction as a consequenceof the in-flight radiometer
calibration procedure.
The detailed electrical specifications for the tunnel diode
amplifier maybe summarizedas follows:
Center Freq. f :o
3 db Bandwidth:
i db Bandwidth:
Noise Figure :
Gain :
19.35
600 Mc
200 Mc
6.0 db design objective;
6.5 db maximum
48 db
i db gain Compression input level: -70 dbm
Operating voltage: -24.5 VDC
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Total Current Drain:
Power Consumption:
Gain changewithin any iO
sec° interval
Reverse isolation at input:
Total numberof stages:
Input Line :
Output Line _'
50 mac
1o2 watts
0oI%_ i.e.; < .OOkdb
> 70 db
9 (equal gain)
Waveguide .40_0"x .170"
50 Q coax 0_ female
Ti_ebandpass filter will consist of a four-section stripline
device whidh will be located between the first, and second stages of tlhe tunnel
diode amplifier° This filter will have a 3 db bandwidth of 200 Mco It will
provide a minim_mcf 50 db rejection at frequencies which are removedby
9C0Mc from the 19o35Gc center frequency, and 60 db rejection at frequencies
removedby 1.0 Gc or more. Within the passband, the insertion loss is to be
approximately 3 db and the VSWRwill be less than !o5_ The center frequency
and 3 db bandwidth limits shall change less than 20 Mc for temperature vari-
ations from 0° C to +50° Co
The tunnel diode detector wili provide for a.moperating be,nl
.... - ...... greater +ka_ 80C vo]±s net watt,of 19o35 Gc _ 5OC I'_ _i<n a respon_,rz<y of ....... _
The specified figure of merit for the detector will be 85 or greater_ with
deviation from square-law characteristics less than 0°5% for input power
levels of -20 dbm or less. The detector will be design for a coaxial input
and output and will display 50 ohm input and output impedance.
2.2.4,2 POST-DETECT!0NAMPLIFICAT!ON
As shown in Figure 26; the post-detectzon low-noise preamplifier
consists of a direct coupled cascade of feedback amplifiers° QI and Q2 fo__m
the first amplifier with feedback obtained from the collector of Q2 to the
emitter of QI" Q3 and Q4 are similarly connected°
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It can be shown that, for large feedback, the c_s_d loop
gain (AvcL) of one stage is given very nearly by_
z +R s z
c c
_CL= _ _ forZc>>%
=__cc I
RE i + RcC
S =jo_
> 2_ (20 cps)
The voltage gain of the cascade (AyT) is then:
2
_ RC1 RC2 ( I%_ :AVCL1%CL2 % _2 I+Fci_p
for
RcIC I = Rc2C 2
It is obvious that the upper 3 db pcint is determined by RCC
and the high frequency roll-off is 12 db/octaveo
To insure bias stability; DC feedback is provided from the
emitter of Q4 to the base of ql"
The type of transistor used for QI was selects% on the basis of
its noise characteristics when used in conjunction with the low impedance
(200 _) video detector, ql is biased for minimum noise figure when used with
a source presenting _ 200 Q.
The post-detection preamplifier has been fully breadboarded
and tested. The following is a summary of calculated and measured parameters
for this unit :
Calculated Measured
Open Loop Voltage Gain
QI' Q2
_' Q4
Input impedance
Output Impedance
Closed Loop Gain (Cascade)
7i db (hlln) 80 db
7i db (Min) 72 db
8K (Min) 10K
--- 38 n
80 db 80 db
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Satisfactory operation was obtained over the _empera_urerange
from -lO°C - 55°C.
The output signal from the low-noise preamplifier is routed
through stepped AGCcircuitry (which will be described in the next subsection
to the post amplifier/phase splitter. This portion of the system has the
following two functions:
ao
bt
To amplify the output of the SAGC to a level compatible
with the synchronous demodulator and A-D converter 9 and
To provide two outputs differing in phase by 180 ° .
These requirements are satisfied by the AC differentdal amplifier shown in
Figure 27.
Both AC and DC feedback are incorporated in the post amplifier
..... _-_- _^ ^_ _ o_ _ _+i_ noint over the range of expected
transistor parameter variations with temperature and aging. DC feedback is
provided by RFA C resulting in unity gain at DC. AC closed loop voltage gain
is given by:
AVC L =
RFA C + 2 _ + re
2 _ + r e
for %CL >> AVOL (open loop gain)
r
e = transistor emitter resistance of QI"
For
RFA C >> 2 _ >> re
AVCL _ 2 R
e
Calculated and measured parameters for the post amplifier are
as follows:
Input Impedance
Open Loop Gain
Closed Loop Gain
Calculated Measured
200 k 200 k
76 db (min) 80 db
40 db 40 db
Lab measurements indicate that. the amplifier is unconditionally
stable. Satisfactory operation was obtained over the required temperature range.
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2.2.4.3 STEPPED AUTOMATIC GAIN CONTROL
Tme Stepped Automatic Gain Control (SAGC) incrementally adjusts
the gain of t_e post detection amplifier such that the Analog to Digital Con-
verter output stays within the limits of saturation and least significant bit
for a radiometric input temperature range of i00 ° to 330°K.
A 200 millisecond gain calibration period follows each antenna
scan. During this period a calibrate (maximum) signal corresponding to a AT
of 230°K is generated by switching between the calibrated hot load at 330°K
and cold reference at 100°K. This signal is quantized and held during the
following 200 millisecond period by the Analog to Digital Converter. !t is
used as a calibration standard for the previous h8 beam position readings and
as a system gain indication by the Stepped AGC. If tlhe quantized binary out-
put of the calibrate signal is too large when interrogated by the SAGC, addi-
_ _ _ ..... _ ^_ __ ¢ _ _r_7 7 _o_t-
detection gain approximately 5_. If, when interrogated, the calibration signal
is too small, attenuation is removed by the Stepped AGC increasing the overall
post detection gain approximately 5_.
For a sensitivity of 0.5°K, 260 counts are necessary for a maxi-
mum temperature span of 2_0°K. Since the Analog to Digital Converter has a nine
bit output, 29 to 511 counts are available (one count is required for frame iden-
tification). With 511 available counts and k60 temperature measuring counts
necessary (lO0°K to 330°K) there are 51 excess counts allowed for gain varia-
tions. Approximately a i0_ gain variation, therefore, is allowable before the
Analog to Digital Converter either saturates or misses the least significant
bit for a 230 ° temperature span.
When interrogating the quantized calibration signal, the Stepped
AGC reduces post detection gain approximately 5_ if a count of 509 or greater
exists. With the next calibration signal the 5_ gain reduction will produce
a quantized count of approximately 486. If, when interrogated, tbe quantized
calibration signal is a count less than 46L, the Stepped AGC increases the post
detection gain 5_. With the next calibration signal the 5_ gain increase will
produce a quantized count of approximately L86. Maintaining the qusntized
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count of the calibration (maximum)signal between the counts of 464 and 509 in-
sures that any antenna temperature between lO0°K and 330°K maybe measuredand
quantized without either saturating or missing the least significant bit of
the Analog to Digital Converter.
Wheneverthe Stepped AGCintroduces (or removes) a 5_ gain change
in the post detection amplifier, a subsequent system gain variation in excess
of 5_ must occur before the SAGCaga n takes action. Oscillation is, there-
fore_ prevented.
The Stepped AGCconsists of a six bit up-down binary counter,
counter control, Analog to Digital Converter interrogation logic, and six
switches driven by the up-down counter which switch a resistor attenuation net-
work. Figure 28 is a functional block diagram of the Stepped AGC. The up-down
counter serves as an attenuation memory. The counter may either advance or re-
tard one count each subframe (or interrogation period) if the Analog to Digital
quantized output count of the calibration signal is less than 464 or greater
than 509. If the count is between 464 and 509 the counter remains stationary.
Six analog switches are driven directly from the counter outputs. These
switches in or out six resistive attenuators_ isolated from each other by means
of emitter followers (isolation amplifiers), thereby providing variable attenua-
tion as a function of the up-down counter count.
Figure 29 is a detailed electrical schematic of the SteppedAGC
circuit. 13 Modules M-9 through M-20 form a 6 bit up-down counter. The counter
has 26 or 64 states, therefore, there are 64 attenuation increments. Since each
increment changes the post detection gain approximately 5_ (0.5 db) the maximum
total SAGCattenuation is 32 db.
13. The integrated circuit module types indicated in this schematic are those
which are currently being evaluated in the breadboard design. These will
be replaced by high-reliability types (i.e., to NAS-51 specifications) in
the prototype and flight model version of this circuit (the same applies
to several other portions of the radiometer).
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Figure 28. Stepped Automatic Gain Control Block Diagram
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Modules M-I_ M-2 and M-3 form the up command logic. If the cali-
bration quantized count exceeds 509 the counter "up" buss is enabled and the
counter advances one count upon the following dump pulse from the Timing and
Control Counter. Modules M-6_ M-7 and M-8 form the down command logic. If
the calibration quantized count is less than 464 the counter "down" buss is
enabled and the counter decreases by one count_ upon the following dump pulse
from the Timing and Control Counter. Modules M-4 and M-5 prevent the up-down
counter from recycling. When the up-down counter reaches a count of 63, M-4
prevents further up counts which would advance the counter count to zero. When
the up-down counter reaches a count of zero M-5 prevents further down counts
which would recycle the counter to a count of 63.
The six NPN transistors are analog switches. When a counter flip-
flop output is positive, the corresponding transistor saturates providing a low
impedance from collector to ground and thus signal attenuation by means of the
adjacent resistive divider. Switches driven by counter flip flops with outputs
at ground are off_ providing a i megohm collector impedance to ground, and thus
essentially no signal attenuation by means of the adjacent resistive divider.
A PNP emitter follower (isolation amplifier) is placed between each resistive
divider for impedance isolation between each stage. This is necessary to ob-
tain linear attenuation as a function of counter count. The resistor attenua-
_ D-4oGA-a_ B-!O@_ C-_O_tors are set for the following voltage attenuations, _ _,_,
_-8o_: _-160G
Variations in the present Stepped AGC design relative to the ori-
ginally proposed design are in the method of attenuation, number of counter
stages, and time of Analog to Digital Converter interrogation.
The method of attenuation has been changed from a field effect
transistor driving series attenuation diodes to a resistive attenuation network
with switches driven directly from the up-down counter. The change was incor-
porated to provide better temperature and long term attenuation stability. The
prior attenuation method required a digital-to-analog voltage conversion from
the counter to the field effect transistor base, a logarithmic voltage-to-
current transformation by the field effect transistor_ and a logarithmic current-
to-attenuation transfer by the series attenuation diodes. The two logarithmic
transformations were susceptible to temperature and long term instabilities.
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The number of counter of counter stages has been increased to
provide a total attenuation range of 92 db which will permit full compensation
to be made for worst case_ long term gain variations of the entire system.
The Analog to Digital Converter interrogation time was changed
to the period following the cold reference or calibration signal. This mini-
mizes the amount of up-down counter control logic needed to properly adjust
the Stepped AGC attenuation.
The Stepped AGC has been fully breadboarded and completely
checked out. Detailed measurements of attenuation as a function of counter
count have been made with the equipment operating at -lO°C_ +25°C, and +60°C.
The attenuation versus count characteristics were determined to be linear with-
in 0.2 db over the full attenuation range_ and the absolute attenuation per
given count varied no more than 0.2 db over the entire temperature range.
2.2.4.4 SYNCHRONOUS DEMODULATOR
The input signal voltage range for the Analog to Digital Converter
has been established as 0 volts to -2.5 volts. The synchronous demodulator is
therefore required to operate linearly up to a maximum input of 5 volts peak-
to-peak signal plus approximately 2 volts peak-to-peak noise.
A schematic diagram of the synchronous demodulator is shown in
_±_........_ _ _'_' _7_ _°+_.... _7s _f_rt transistor which is used for
the demodulator turns on with negative gate to source voltage (Vgs)_ and turns
off with zero gate to substrate voltage (Vgs). Device considerations require
that the drain voltage cannot go more positive than the substrate. The above
requirements for switching and bias are satisfied by QI and Q2 and by zener
diode CRI.
Preliminary design of the synchronous demodulator has been com-
pleted. Operation over the radiometer dynamic range and temperature environ-
ment is yet to be established by laboratory measurements.
SGC 939R-3 page 79
>I FROMPOST
AMPLI-
FIER
f
I
DRAIN I FI 0O49
100K
m m
10K
"_10K
100 K
i m
DRAIN I
L__
GATE
SUB-
STRATE
f
1 mf
!
1 mf 13K
+
._ 100K
Q1
13K
2N760A
I N457
I
I
m
I
I
I
--. m JJ
GATE
q
41
.J
w • •
_'_ TO INTEGRATE & DUMP
0 to - 25 ua
SOURCE
100 K
4.7K
,/VV
L IN 752A
r + 15V
Q2
2 N 760A
-15V
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2.2.4.5 ANALOGMULTIPLEXERANDINTEGRATEANDDUMPFILTER
The Analog Multiplexer is a single pole, six position electronic
switch which multiplexes the Integrate and DumpFilter input between the syn-
chronous demodulator output_ system multiplex parameters A, B, C, D and a multi-
plex calibration signal during each frame period. The functional role of the
Analog Multiplexer in the Data Acquisition and Telemetry Subsystemis described
further in Section 2.2.6.
The Integrate and DumpFilter is fed directly by the Analog Multi-
plexer Output. The filter integrates the multiplexer output voltage for 19_
milliseconds and iholds for approximately 50 microseconds, while the Analog to
Digital Converter ouantizes this integrated level. After quantization, the
filter dumps (discharges) for 1.95 ms and another integration period begins.
The integration cycle, therefore, consists of an integrating period (198 ms),
a bold period (50 _sec), and a dumpperiod (1.99 ms). This cycle is identical
for each of the 20L frame periods.
Figure 31 is a detailed electrical schematic of the Analog Multi-
plexer and Integrate and DumpFilter. The PNPtransistors are inverting voltage
amplifiers providing appropriate voltage levels to drive the associated field
effect transistors. The FI 0049 isolated gate field effect transistors provide
ideal analog switches to the integrate and du_ _......±_ input s_.........._h_y are
_±_ij _o_'_ ..... .._ "_" {_n, _t._nallv _enerated voltage offset), and ex-
hibit approximately i0 I0 ohms (at +60°C) when "OFF". The KPN inverters are
driven by the Timing and Control Counter. The inputs are enabled (transistor
off) at frame periods 90, I01, 152, 203, 193 and at all radiometric temperature
periods. When one PNP inverter is enabled _turned off) its collector is at
-19 volts and the associated field effect transistor is turned on. All other
PNP inverters are saturated and their associated field effect transistors are
off, thus providing a single pole position analog switch. During the dump
period when field effect transistors Q4' Qg' Q6' and Q7 are on (de-energizing
the integrate and dump filter)_ all input field effects QI' Q2' Q} are off
presenting an open circuit to the Integrate and Dump Filter input_ This
allows the filter to dump completely in the absence of input current. Also,
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during the quantize pulse period, all input field effects are open (QI' Q2'
QS) allowing the filter to hold the integrated level while the Analog to Digi-
tal Converter quantizes it. The logic necessary to inhibit drive during dump
and quantize periods is located in the Timing and Control Counter.
The Integrate and Dump Filter consists of a chopper-stabilized
DC Operational Amplifier with a 2 mf capacitor connected from ouzput to in-
verting input. The two resistors to pins "X" and "Y" are to balance out ini-
tial input voltage offset. The amplifier has excellent input voltage and cur-
rent offset characteristics, allowing sufficient current gain (and stability)
to measure multiplexed parameters directly (i,e_, without the necessity for
separate DC amplifiers to increase transducer output voltage levels as ori-
ginally proposed by SGC). The worst case offset due to temperature variations
(-lO°C to +60°C), dump residue, and supply variations (! 2_) is less than 15%
of the least significant bit of the Analog to Digital Converter input range
(_ 1.9 my at the integrate and dump output).
The present design differs from SGC's originally proposed design
in two principal respects, i.e., an active rather than a passive integrator is
now used, and the Integrate and Dump Filter has been relocated in the system.
The active integrator is used for greater overall stability, accuracy, and
ease in presenting a low output impedance end constant level to the Analog to
Digital Converter while the Converter is quantizing. In addition to these ad-
vantages, the active integrator is capable of providing voltage galn, <iJe_fu_<,
the small levels of various multiplexed parameters may be amplified by the in-
tegrator eliminating the need for individual DC Amplifiers following each param-
eter sensor. Since the integrator acts as a variable gain amplifier (for toe
various parameters measured) the analog multiplexer must preceed it. The in-
tegrate and dump gain is appropriately adjusted for each signal integrated such
that the maximum input signal represents approximately full scale input to the
Analog to Digital Converter.
The preliminary design of this subsystem has been completed,
but no breadboarding or checkout has yet been performed.
2.2.5 TI_NGAND CONTROLCOUNTER
The Timing and Control Counter provides timing signals for;
antenna beampositioning, analog multiplexing, hot and cold reference switching,
frame identification_ stepped AGCinterrogation, dumpcommand,quantize command,
synchronous demodulator drive and DCto DCconverter drive. These signals are
synchronous to the spacecraft 5 pps and 2400 pps sources insuring proper synch-
ronization between the radiometric readout and other spacecraft systems.
Figure 32 is a functional block diagram of the Timing and Control
Counter. The Timing and Control Counter consists of; quantize and dumppulse
one shots, fed by the spacecraft 5 pps source, a + 5i counter fed by the quan-
tize pulse generating 51 unique time periods per subframe_ a + 4 counter fed by
the + 51 counter which in conjunction with the + 51 counter generates 204 unique
time periods per frame, readout gates generating necessary time references for
multiplexing, etc., a divide by two counter generating a 1200 cycle square wave
used as the DC to DC converter drive from the spacecraft 2400 pps source, a
divide by two counter providing a 600 cycle square wave source for ferrite switch
drive and a shift register shifted by a one shot providing a 600 cycle square
wave source which is delayed from the ferrite switch drive 600 cycle signal by
a fixed time.
Figure 33 is a detailed electrical schematic of the Timing and
............ _ _,_l_ M-] and M-2 are the dumpand quantize pulse one shots;
respectively. Modules M-3, M-4, M-5, M-6, M-7, M-8, M-If and 1/2 M-22 consti-
tute the + 51 subframe counter. _dules M-II and 1/2 M-22 are necessary to
clear the counter since the counter scale is not a binary number(51)o The
counter is cleared to a binary count of 13 and counts to 64 before initiating
another clear. The counter therefore divides the input quantize pulse by 51,
however, it is always between the binary counts of 13 and 14. Modules M-9 and
M-IO constitute the + 4 counter. This in conjunction with the + _i counter pro-
vides 204 unique states per frame. ModulesM-16_ M-17, M-18_ M-19, M_20_M-21_
1/2 M-22, M-23., 1/2 M-25, 1/2 M-26, and M-27 constitute the readout gates for
time references used for multiplexing_ frame identification and stepped AGC
interrogation. Gates 1/2 M-28 and 1/2 M-26 generate a dump or quantize (D + Q)
signal which inhibits the multiplex drive signals A_ B. C_ D, the multiplex
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calibrate signal and radiometric temperature period signal during the dump or
quantize pulse periods. Module M-12 is a divide by two counter providing a 1200
cycle square wave signal for DC to DC Converter drive from the spacecraft 2400
pps source. Module M-13 is a divide by two counter providing a 600 cycle square
wave source for the hot reference switch driver from the 1200 cycle M-12 signal°
Modules M-14 and M-15 constitute a one stage shift register shifted by a one
shot multivibrator. They provide the delayed 600 cycle square wave source for
synchronous demodulator drive. The zenered +3.6 volt source is necessary as a
stable voltage supply to one shots M-I_ M-2, and M-15 since the pulse widths of
these one shots are semi-critical and a function of supply voltage. One shots
M-I and M-2 generate quantize and dump periods_ which are subtracted from the
allotted 200 ms integration interval per beam position. If the pulse widths of
these one shots vary_ the integration time and ultimately the gain of the !nte-
grate and Dump Filter changes_ resulting in unnecessary measuring error. Pulse
width of M-15 is sta0i±mzed Co im_hi_i1_ a constant dc!ay bet_ee_ _p b_t refer-
ence switch and synchronous demodulator signals.
The system timing sequence for the execution of beam scanning,
temperature calibration, and multiplexed parameter monitoring is shown in Figure
34. The only change in the present timing sequence relative to that originally
proposed is that one frame time increment (number 153) has now been allocated to
multiplex signal calibration. In the circuit design_ there also has been a
change in the quantize and dump pulse positioning and pulse width. This has been
done to accommodate the re-arranging of the Analog Multiplexer and Integrate and
Dump Filter circuit locations_ and to provide compatibility with an active
integrator.
The Timing and Control Counter has been fabricated on a breadboard
basis and thoroughly checked out. It has been successfully temperature cycled
between -20°C and +80°C. All pulse amplitudes and widths remained within speci-
fication over the above temperature range.
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2.2.6 DATA ACQUISITION AND TELEMETRY SUBSYSTEM
There will be three general categories of output data from the
microwave radiometer equipment. The first is the data from the radiometer it-
self. If the performance capabilities of the radiometer are to be fully ex-
ploited, this output must be sampled at a high rate which is synchronized with
radiometer operation; acquired whenever the instrument is operative; and telem-
etered with high accuracy. The second category consists of a limited number of
temperature measurements within the radiometer system which are of vital import-
ance to the calibration of the instrument and to the reduction of data from the
experiment. Except for less stringent requirements on sampling rate, the data
acquisition requirements for this category are identical to those noted above.
The third category consists of a variety of "housekeeping" functions, i.e.,
parameters which are to be monitored for purposes of general equipment perform-
_ _v_i_tlon. Thcsc it.pose cn_r_t_vely modest requirements for telemetry
accuracy and sampling rate. Furthermore, it is merely desirable rather than
mandatory that they be monitored whenever the instrument is operative.
The data subsystem design concept which has been followed and de-
veloped by SGC conforms to the existing contract specifications (S-652-P-2) and
is in most respects identical to that which was originally proposed by Space-
General in SGC P-6308. The progress to date and current status of this par-
14
ticular design will be discussed in the following sections of this report.
14. SGC is aware that the NASA specifications upon which this present design
is based may require subsequent modification in order to achieve full in-
terface compatibility with the Nimbus "D" vehicle. Similarly, if and when
certain of the radiometer system performance improvements discussed in
Section 2.5 are implemented, other modifications of the data subsystem de-
sign might prove to be necessary or desirable. At the present time, how-
ever, there is not a sufficiently firm definition of requirements in either
of these areas to determine the specific design modifications that would
be required.
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2.2.6. i ANALOGTODIGITAL CONVERTER
The Analog to Digital Converter provides a nine bit digital out-
put (straight binary), linearly corresponding to the input analog voltage dur-
ing the "hold" period. The converter has nine bit accuracy, quantizes upon
command,restricts all nine outputs to ones upon frame identification pulse
and stores the last quantization in a parallel output register for continuous
readout.
Figure 35 is a functional block diagram of the Analog to Digital
Converter. The converter consists of the following:
a, A clock providing converter timing signals (approximately
25o Kc);
b. Quantize logic which synchronizes the quantize command
from the timing and control counter with the converter
C, A nine-bit shift register providing nine successive time
i_ter_T_q_ to the _arallel register input logic necessary
for nine successive voltage comparisons between _ne _g_ai
to analog network and the analog input during quantization;
do A nine-bit parallel output register (and associated logic)
necessary to program the digital to analog network such
that, through successive approximations, its output ap-
proaches the analog input voltage to also store the re-
sulting binary count;
e, Nine analog switches and associated digital to analog net-
work generating voltage levels which successively approxi-
mate the analog input voltage;
f. A stable reference voltage supply from which the analog
switches and digital to analog network generate their
output;
g. A comparator circuit determining the relative magnitudes
between the digital to analog converter output and the
analog input voltage, and
ho Nine output buffer amplifiers which convert the parallel
output register voltage levels to those voltage levels and
impedances required for entry into the spacecraft telemetry
system.
SGC 959R-3 psge 90
u__L
9)-
The Analog to Digital Converter operates as follows. A quantize
command is received from the timing and control counter which is non-synchronous
to the converter clock. During the quantize command, the analog input voltage
remains constant_ since the integrate and dump filter is "holding" (input to
the filter is open). The clock pulse following the quantize pulse synchronizes
the quantize pulse with the converter clock by means of the quantize logic.
This triggers a one shot which inserts a logicsl one to the shift register and
clears the last eight stages of the parallel register to zeros. The converter
clock runs continuously.
Prior to inserting a one in the shift register, the register con-
tained all zeros. This is because a logical zero is presented at the register
input at all times other than the quantize period. The one shot pulse width is
less than the clock period; therefore_ the second clock pulse will shift the
....... _ +_ _+ _i_ter Call other stages will be zero)::one" Lo _i_ _ _ ..........
The third clock pulse will shift the "one" to the third stage of the register;
all other stages being zero_ etc. A one appearing in the shift register sets
the adjacent flip flop of the parallel register to the one state. The state of
the shift and parallel registers therefore is a "one" in the first stage (repre-
senting the most significant bit) and "zeros" in all other stages after the
quantize one shot fires. A "one" in the parallel register closes the adjacent
analog switch to the reference supply; a zero closes the switch to ground.
Directly following the one shot pulse; therefore_ the first (most significant
bit) switch is closed to the reference supply and the remaining eight switches
to ground.
The reference supply voltage is equal to full scale input analog
voltage. Since the digital to analog network is binarily weighted_ the condition
above produces one-half of full scale voltage at the digital to analog converter
output. If this voltage is greater than the analog input voltage_ as determined
by the comparator, the most significant bit of the output register is reset to
a "zero" condition upon the next clock pulse (as the "one" of the shift register
shifts to the second stage setting the second parallel output flip flop to s
"one"). This produces a one-quarter full scale voltage at the digital to analog
converter output. If the one-half scale voltage was less than the analog input
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voltage the most significant bit of the output register remains a "one" upon
the next clock pulse. Therefore, the first two stages of the output register
becomesones producing 3/4 full scale voltage at the digital to analog conver-
ter output. The sameprocedure is used for the following eight bits as the
input analog voltage is successively approximated by the digital to analog
converter output. The nine bit binary numberremaining in the register is a
linear function of the input analog voltage.
A portion of the parallel register logic prevents all parallel
outputs from becoming ones while quantizing. Sucha condition would present
a false frame identification. 0nly during the frame identification period are
the parallel outputSset to all ones.
Figure 36 is a detailed electrical schematic of the digital por-
tion of the Analog to Digital Converter, and Figure 37 a detailed schematic of
the remaining analog por_lon. The five L_Nt_ansistcrs of F_g1_ _6 constitute
the clock. The first four transistors (three inverters and one emitter follower)
comprise an RCoscillator. The commonemitter amplifier driven by the emitter
follower provides sufficiently fast negative going rise times to clock the flip
flops of the shift register and quantize logic. Modules I/2M-IO, M-25, M-24,
I/2M-28, and the emitter follower driven by M-28, constitute the quantize logic
which synchronizes the M-24 one-shot pulse with the converter clock. Modules
M-15 through M-23 constitute the shift register. Modules I/2M-IO, M-II, M-12,
M-13, M-14, M-26, M-27 and I/2M-28 constitute the output register logic. Modules
M-I through M-9 are the parallel output register. Outputs from this register
drive the analog switches and the SteppedAGClogic.
In Figure 37, the 2N1308and 2N1309transistors with commonemit-
ters are analog switches. The transistors are in the inverted configuration
providing a minimal collector to emitter drop. The switches transfer the vari-
ous legs of the analog to digital decoder between ground and the +6.7 volt buss.
The 2N760ANPNinverters driving the PNP2N1309switch transistors are necessary
for voltage level conversion between the parallel register flip-flops and the
2N1309transistors.
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To provide a stable low impedance 6.7 volt referemce, a _N827
zener diode is used in the feedback path of the UAT09 difference amplifier.
The high gain and low input drift temperature coefficient of the UA709 ampli-
fier provides both the stability and low impedance necessary for the reference
buss and comparator requirements. The 2N760A emitter follower at, the ampli-
fier output provides current capability required by tbe buss during switching
transitions.
The analog to digital decoder is a deposited film resistor net-
work on a glass substrate. Depositing the resistors on a common substrate pro-
vides excellent temperature tracking characteristics (5 PPM/°C), minimum volume,
and maximum reliability. The analog to digital decoder output feeds the non-
inverting input of the UA709 comparator amplifier. The inverting input is fed
by the analog input voltage. The amplifier output feeds the 2N760A inverter
which converts the UA709 output to voltage levels compatible with the parallel
register logic. The deposited digital to analog network and integrated differen-
tial amplifiers were chosen to provide minimum error such that the long-term,
worst case error of the entire converter is less than one-half the least sig-
nificant bit.
The present Analog to Digital Converter design differs from that
proposed in P-6308 in the method of programming the digital to analog converter
successively approximating the analog input voltage. The originally proposed
method required up to 511 comparisons per quantization. Each comparison must
be made within one microsecond, and the integrate and dump filter was required
to hold the integrated analog level for 0.5 milliseconds wit_ less than 0.2_
droop. The present converter requires only nine comparisons per quantization
with four microseconds allocated to each comparison. Since the accuracy of the
comparator is a function of the time allowed to compare, the present converter
design provides greater accuracy. In addition to greater comparator accuracy,
the integrate and dump filter is required to hold the integrated level only 50
microseconds in comparison to the originally proposed 500 microseconds.
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The digital portion of the Analog to Digital Converter has been
breadboard fabricated and thoroughly checked out. This includes all circuit
elements shownin Figure 36, i.e., the clock, serial shift register, parallel
output register, and quantizing and frame identification logic. The analog
switches of the analog portion of the Analog to Digital Converter have been
breadboard fabricated and tested. In addition, basically identical versions
of the remaining analog functions and circuitry (reference supply, analog to
digital decoder or resistor ladder, and comparator) have been breadboard fab-
ricated and checked out satisfactorily in conjunction with the development of
a similar i0 bit converter for a separate SGCprogram. These items have not
as yet been checked out, however, over the temperature range required for the
Nimbusradiometer.
2.2.7 COMMANDCIRCUITS
The microwave radiometer, within the scope of present contractual
requirements, has a single modeof operation, and does not require commandsfor
warmup (not necessary), calibration (automatically and continuously provided),
or operating parameter adjustments (gain is automatically adjusted: no other
adjustments are required). Consequently, the only commandfunction which must
be implemented in the radiometer is system ON-OFFswitching.
The relatively straightforward design provisions which will be
needed for ON-0FFpower switching were discussed in SGC's original proposal,
P-6308, and remain essentially unchanged. The key design consideration is the
selection of the magnetic latching relay which will be most suitable for this
specific application. Investigations to date have led to a tentative recommen-
dation for the use of a Sigma Instruments, Inc. Series 32 magnetic latching re-
lay. This relay appears to meet all system requirements and most importantly,
has an impressive history of successful space applications. These include the
two most recent Ranger flights and two of the successful Mariner flights (this
relay was also used in two other Mariner flights which were unsuccessful for
reasons unrelated to the operation of the relay). The Jet Propulsion Laboratory
is currently performing extensive tests on this relay which include life tests
of up to 106 cycles and environmental tests over a temperature range of -55°C
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to +145°C. Preliminary test data indicates that the assessed failure rate is
less than one percent per thousand hours at 90_ confidence.
The final relay selection and circuit design will be accomplished
in coordination with the GSFCQuality Assurance Branch and the Technical Officer.
It should be noted that if requirements for certain of the radiometer perform-
ance improvements noted in Section 2.5 should be added to the scope of the con-
tract, additional command capabilities will be required and the command cir-
cuitry will have to be appropriately modified.
2.2.8 POWER SUPPLY AND DISTRIBUTION
Power supply requirements, design considerations, and alternative
design approaches were treated at some length in SGC's proposal P-6308. With
the exceptions which will be noted in the following, this previously presented
material continues to reflect SGC's general design approach in this area.
As was noted in the proposal, firm and final detailing of t_e DC-
to-DC converter design (as well as certain other details of the power supply sub-
system) should be, and will be deferred until essentially firm power requirements
are established for all radiometer subsystems. By Zihus "tailoring" the con-
verter design to specific system requirements, significant benefits in operating
efficiency (i.e., minimum power consumption) should be realizable, and some sav-
ings in converter weight and size may also be possible.
Another design consideration which must be more thoroughly inves-
tigated before final design decisions are made is RFI (Rsdio _requency Inter-
ference) which may be generated by the DC-to-DC converter. SGC's preliminary
recommendation in P-6308 was that the converter should operste with sine-wave
rather than square-wave drive in order to minimize P_! generation. The basis
for this recommendation was that there was a significant probability that square-
wave drive would create RFI problems within the radiometer itself, and at least
some possibility that it might create problems for other equipment in the Nimbus
vehicle. Though the appreciably lower efficiency associated with sine-wave
drive was and is objectionable, it appeared that this might be a compromise
which would have to be made.
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During subsequent design investigations, a method was found for
greatly reducing, and probably fully eliminating, the problem of REI within
the radiometer from a square-wave drive converter. Basically this consists of
synchronizing the square-wave drive frequency of the converter to a multiple
of the frequency at which the radiometer's synchronous demodulator operates.
With this design provision, any system pickup of converter harmonics will be
integrated out by the integrate and dumpfilter at the radiometer output.
The remaining question is one of external effects of this type of
operation, i.e., to what level must radiated and conducted RFI from the radiom-
eter module be held in order to insure that there will be no detrimental effects
on other Nimbus systems? SGCbelieves that it will be possible to provide suf-
ficient RFI suppression features in the radiometer module to avoid any problems
of this type. However, no final design decision can be madeuntil external RFI
susceptibility levels are defined and radiometer RFI generation criteria are
arrived at jointly with NASA.
2.2.8,1 TENTATIVE DC-T0-DC CONFERTERDESIGN
In anticipation of the possible or probable ultimate selection of
a square-wave drive DC-to-DC converter, SGC has generated a tentative design
for a converter of this type, based on present estimates of system power re-
quirements. Limited breadboard evaluation and testing of the design has also
been started to verify basic design features.
A detailed schematic diagram of this tentative design is presented
in Figure 38. The currently estimated power output requirements upon which this
design is based are as follows: 53 milliamperes at +15 volts; 79 milliamperes
at -15 volts; and, 150 milliamperes at +4V. In the schematic diagram, the six
2NI132 transistors constitute a self-starting, free-running multivibrator which
generates a square wave drive source for the primary power transistors. The
multivibrator has driver type outputs providing a low impedance at both positive
and negative levels. The free-running frequency is approximately i000 cps. Upon
a 1200 eps drive signal from the Timing and Control Counter, the multivibrator
becomes frequency and phase locked to this signal. It is necessary that the
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multivibrator and DC-to-DC Converter drive frequency be a multiple of the syn-
chronous demodulator frequency such that any converter harmonics generated and
picked up by the system (prior to the demodulator) are integrated out by the
integrate and dump filter. The two 2N174 power transistors are two-stage
switches (saturated-open) supplying primary 1200 cycle drive to the transformer.
The RC network at the power transistor bases insures the base is always posi-
tive when the transistor is off; therefore, collector to base leakage even at
maximum temperatures will not have a tendency to turn the transistor on.
Tentatively, the -15 volt output is derived directly from the
-24.5 volt source by means of a resistor and zener diode. If the final current
variations of this supply become large_ transistor buffering (emitter followers)
Bay be necessary between the zener diode and the supply output.
The tolerance requirements of the +4 volt supply are minimal since
this supply is used for digital integrated circuits and other non-critical func-
tions. The supply is therefore derived by full wave rectifying the 1200 cycle
signal and passive filtering only. The more stringent tolerance of the +15 volt
supply requires active filtering, achieved by the IN827, 2N2060, 2N697 voltage
regulator. The drift and gain characteristics of this regulator are more than
sufficient to meet the +15 volt tolerance requirements.
2.2.9 RADIOMETER PACKAGING
During the past quarter, the packaging effort on this program has
been limited primarily to areas of conceptual design, planning, and selection
of materials which are suitable for use in a vacuum atmosphere. It is antici-
pated that in the next quarter, the design effort presently in progress on the
breadboard unit will generate the information required for detailed layout of
various electronic and mechanical assemblies which will be used in the Engineer-
ing, Prototype, and Flight Models. The present concept of the module and the
assemblies within is discussed in the following paragraphs.
After evaluation of the use of a casting or weldment process for
the basic module housing_ a decision to use a magnesium cast housing has been
reached. For economic reasons the cast process is not usually used in low
quantity applications. The decision was made in favor of this method, however_
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because of numerousphysical problems associated with the welding of magnesium.
Someof these are: distortion, poor welds and time consuming inspection methods.
More uniformity between modules will be achieved with the cast method and "fit"
problems in the Nimbusring will be minimized. Magnesiumalloy AZglC has been
selected as the material to be used in the casting. This alloy exhibits ex-
cellent characteristics insofar as ductility and high yield strength. For re-
sistance to corrosion, an electroless nickel plating will be used as a finish
on the casting. The module will have the form of a rectangular box, four
inches by six inches by thirteen inches with a removable cover on one of the
six inch by thirteen inch sides. There will be four removable mounting tabs,
two on each end of the module, each with two slotted holes for mounting to the
Nimbus ring. Present planning on connectors is for five Cannon"D" series to
be used. Thesewill include three input connectors of varying pin complement
and two output connectors, fifty pins each_ for the output of the steering com-
puter to the antenna coils. There will also be two waveguide openings .420
inches by .170 inches and provision for mounting the waveguide flanges from the
antenna and cold reference horn assemblies.
This area of the module is presently in the development stage
for the breadboard umit. It is expected nevertheless, within the next quarter
to be able to start the detailing required for the Engineering and Prototype
models.
Initial form for this area of the module had been anticipated at
3-5 by 4 x 9 inches. It is now felt that this size maybe slightly less, but
the overall packaging concept remains as originally planned. The ferrite
switches, switch drivers, tunnel diode amplifier, and hot reference load will
be mounted on a commonplate. On the underneath side of this plate, three en-
capsulated circuit boards which comprise the post amplifier will be mounted.
An RFI enclosure will be placed over the circuit boards to provide the required
shielding. The mounting plate will be fastened to the modulewall and thus pro-
vide a midsection stiffener in addition to the mounting provision for the RF
components.
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Preliminary circuit designs are presently available on several
of the electronic boarSs required in the Electronic Section. Initial layout
of these boards and submission to drafting for fabrication drawings will take
place within a short period.
General decisions have been made concerning the physical makeup
of these boards. The planar 2-D type of circuit board will be used as a basis
for packaging electronic circuits. The board will be approximately .090 thick
copperclad i oz. glass epoxy laminate. The electronic circuitry will be etched
on one side and thermal conductive paths, where required, will be etched on the
other side. The majority of electronic devices to be mounted on the boards are
the normal solid state complement of resistors, capacitors, transistors, diodes,
integrated circuits, etc. The initial layouts will provide for optimum, position-
ing of components with consideration given to cross-coupling problems which may
be encountered.
Typical boards and/or assemblies of boards consist of the Tre-
amplifier, S±epped AC@, Post Amplifier, all in the RP section; and the Analog
Multiplexer/Integrate and Dump Filter, Analog to Digital Converter, Timing and
Control Counter, Beam Steering Computer, and DC-to-DC Converter in the elec-
tronic section. Upon completion of fabrication and checkout, the circuit boards
will be encapsulated in the form of a rectangular solid with solder hook input
and output connections protruding from one end. Colored pigments will be used
in the encapsulation process to identify the particular board assembly. The
encapsulation will provide the necessary moisture protection and vibration
damping.
The circuit board blocks will be grouped together in subassem-
blies and mounted to the wall of the module. Where required, shielded alloy
foil will be inserted between these blocks to provide a measure of protection
against cross-coupling of signals between circuit boards.
Wiring between assembled groups of circuit blocks will be har-
nesses routed and fastened on the walls of the module. Cabling _o the input
and output connectors will be handled in a similar manner to the harnesses.
Soldering techniques versus welding will be utilized for connection on tlhe
circuit boards, cables, and harnesses.
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An effort is presently being madeto re-evaluate the power con-
sumption of the module components, but information for this re-evaluation is
not complete. The previous estimate of i0.0 watts dissipation within the module,
with a thermal density of approximately 0.03 watts per cubic inch still appears
a close approximation from the available information.
2._ RELIABILITYANDQUALITYASSURANCE
During the first quarter of program activity, the major relia-
bility and quality assurance efforts were given to development and detailing
of the final program plans, componentselection and parts list preparation, and
system reliability analyses. Additional effort has been given to the review of
several new or revised NASAreliability/quality assurance specifications which
have been furnished, as information copies_ to SGC. These specifications are
not a part of the present contract, but it is understood that GSFCmaydesire
to add them to the contractual requirements in the near future. These specifi-
cations are as follows:
a. "Screening of High UsageElectronic Parts for _he NimbusB
Satellite Program," S-650-P-k, June 25, 1965 (interim
version).
b. "Quality and Reliability Provisions for NimbusProcurements/'
S-450-P-IA, November1965 (working draft)°
c. "Screening of Semiconductors for the NimbusMeteorological
Satellite Program," S-450-P-3, December2, 1965, (super-
seding S-650-P-I dated Feb ii, 1965).
At NASA's request, detailed estimates are nowbeing madeof tlhe
effects which the formal application of the last of the above specifications
(i.e., S-450-P-3) would have on program cost and schedule.
2.3.1 DETAILINGOFPROGRAMPLANS
The Final Detailed Reliability and Quality Assurance Plans were
completed during this quarter and are presently being prepared for submission
to NASAGSFCfor review and approval. Several additions or changes (relative
to the Preliminary Reliability and Quality Assurance Plan) have been incor-
porated in the final plan in response to suggestions from GS?Crepresentatives,
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and firm policies and procedures have been established for nearly all program
areas. Oneexception which exists is with respect to specific provisions for
subcontracted versus SGCfabricated items. Here, the plan must remain some-
what tentative since final decisions concerning subcontracting cannot be reached
at this early stage in the program.
2.3.2 RELIABILITY ANALYSIS
The initial reliability prediction of the microwave radiometer is
continuing and is scheduled to be completed by 28 February 1966. During the
past quarter, as the components were selected, failure rate data was accumulated.
This data is now being applied to a mathematical model which will provide the
preliminary prediction of this system's reliability.
The radiometer is also being examined at the system, subsystem
and component level for critical failure modes. The preliminary malfunction
mode analysis, which is scheduled to be completed by 15 April 1966, will in-
clude the effects of the various modes of failure and recommendations for im-
proved reliability.
2.3.3 PRELIMINARY PARTS ANDMATERIALS SELECTION
Preliminary parts selection has been performed as a joint design
engineering/reliability group activity throughout the reporting period. The
parts selection procedure has given particular emphasis to environmental speci-
fications, impact on system reliability, and the availability of demonstrated
performance data which supports the suitability and reliability of the part.
A large majority of the parts which SGC has selected and currently recommends
for program use are included in the GSFC Preferred Parts List (GSFC-PPL-4).
There are, however, several program requirements for specialized types of parts
which are not covered by the GSFC Preferred Parts List. In these instances,
tentative selections have been made, and SGC is compiling the necessary data to
establish the suitability and reliability of each part in its intended applica-
tion. This data will be submitted to the GSFC Technical Officer in the near
future.
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Current parts list data has been gathered for all of the radiom-
eter subsystems, and has been compiled in a format which conforms to the parts
list requirements of GSFCSpecification S-652-Pp2. These present listings will
be submitted to NASAprior to or during the mid-February formal design review
for this program at GoddardSpaceFlight Center.
SGC'scurrent parts selection recommendationsare relatively firm
in most design areas. However, the listings for certain subsystems or sub-
assemblies which are tentatively to be purchased or subcontracted are still
quite tentative. The tunnel diode amplifier parts list, for example, is rep-
resentative of probable parts utilization by one potential supplier. The list
could change appreciably if a different supplier is selected, or if the same
supplier modifies and improves this representative design. The sameapplies
to the parts list for the switch driver (which might, in fact, be retained as
an SGCitem).
It should be recognized, therefore, that someportions of this
current list will be submitted principally for purposes of informstion and coor-
dination. SGCdoes, however, solicit full NASAreview of this list, and requests
guidance and commentsconcerning any and all parts which have been included.
2.4 RADIOMETERCALIBRATIONANDTESTING
The design of the deliverable test equipment items is continuing
with the equipment design concepts essentially the sameas those originally
proposed by SGC. The deliverable BenchTest Equipment is composedof the
following:
a. A calibrated radiometric test set grouping,
b. A digital printer to record output data, and
c. A power supply and signal source to simulate Nimbus
vehicle power and clock signal inputs.
The deliverable DebugTest Equipment deletes the power supply and signal source
(since it is to be employedwhen the radiometer is installed in the Nimbus
vehicle), but is otherwise identical to the Bench Test Equipment.
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A preliminary design is completed for the calibrated test set
grouping. Its function is to provide two sources which simulate the tempera-
ture range expected from the cold reference antenna and the scanned signal an-
tenna. The planned mechanical configuration will permit its two output ports
to be substituted for the antennas and directly fastened to the radiometer.
The output port which simulates the cold reference antenna will be at a fixed
radiometrictemperature of about 10°K. The second port will provide a contin-
uously variable radiometric temperature ranging from approximately 30° to 330°K.
The test set employs a liquid helium enclosed cryoflask contain-
ing two identical matched waveguide terminations. Both terminations will be
at 4.2°K. External connection to these terminations is madevia .010" wall
thickness stainless steel waveguide in order to achieve thermal isolation. The
internal walls of the waveguide will be silver plated to reduce insertion loss.
An alternate method to be investigated is the use of Fiberglass-wall waveguide
with the inner surface silver coated. The external ends of the waveguideswil_
be heat clamped at 330°K. The temperature and attenuation distribution along
the length of the waveguide will result in a radiometric temperature contribu-
tion which adds to the 4.2°K of the termination. Outside of the cryoflask,
standard silver-plated guides are employedfor an additional length. The line
providing the fixed low temperature employs a straight section of waveguide at
a thermal temperature of 330°K. The variable temperature line will comtain a
rotary vane type precision variable calibrated attenuator. The variable atten-
uation element will also be maintained at 330°K. The variable attenuator will
be controlled to an accuracy of 0.01 db which for an attenuator at a thermal
temperature of 330°K corresponds to a radiometric temperature incremental of
less than l°K. The waveguide elements external to the cryoflask will be en-
closed in a chamberwhose temperature of 330°K will be electrically monitored
and controlled to accuracy of + 0.1°K.
Prior to detailed mechanical design, thermal and electrical cal-
culations are being performed to comparesomeof the design alternative. Con-
struction and preliminary laboratory testing will start in the next quarter.
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Several preliminary discussions have been held with GSFC repre-
sentatives concerning GO-N0-GO testing philosophy and test equipment. Thus
far, it appears that a minimal amount of test equipment will be needed for GO-
N0-GO testing (more specifically, little in the way of artificial targets_
etc., can be effectively employed). However, this will be coordinated further
with NASA. Similarly, alternative concepts for Bench Test and Debug equipment
which would permit end-to-end system testing have been discussed with NASA
and investigated by SGC, but have not thus far been found to be practicable
Nonetheless_ SGC _eeis it important to pursue improved conception in this area.
2.5 SYSTEM PERFORMANCE IMPROVEMENTS
In technical review meetings with Dr. Patrick Thaddens at SGC on
28 and 29 December 1965, the possibilities of incorporating certain performance
improvements into the radiometer system were informally discussed. The prin-
cipal improvements which were considered are as follows:
a. Increased antenna scan range 3 either as a fixed capability
or as a mode-switching option to provide added flexibility.
A sufficient extension of scan limits to provide over-
lapping map coverage at the equator, or to provide con-
tinuous horizon-to-horizon coverage, was indicated to be
of primary interest.
b. Variable antenna scan rate capability, both as a necessary
adjunct to scan range adjustment and as an independently
adjustable parameter.
C. Suppression of the cross-polarized lobe responses in the
radiometer antenna which tend to introduce small but un-
desirable signal contributions.
dl
eo
Reduced antenna beamwidth and enhanced radiometer resolu-
tion, to be obtained by utilizing the "folded" antenna con-
figuration and fully exploiting (but not exceeding) 18
inches by 18 inches frontal area constraints in the antenna
design.
Incorporation of buffer storage and/or modified data read-
out features in the Analog to Digital Converter design to
improve compatibility with the Nimbus data system and to facil-
itate aircraft flight testing of the radiometer.
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At the close of the meeting_ it was agreed that SGCwould investigate these
possibilities further and submit its findings and recommendations to Mr.
Clarence Catoe_ the Technical Officer_ and to Dr. Thaddeus.
The subject investigation is nearing completion z and_ while
the detailed results are not available for inclusion in this report_ the major
conclusions merit somediscussion at this time. In brief summary_SGChas
concluded the following.
a.
b.
The present Analog to Digital Converter design appears
to be adequate for aircraft flight testing purposes.
Design changes which might be required for full com-
patibility with Nimbus must await better definition of
the Nimbus "D" data system design and operating require-
ments.
All of the other performance improvements noted can be
provided individual?_v or_ with certain restrictions_
can be provided in various combinations.
SGC will submit its detailed findings and recommendations to
GSFC as soon as possible_ and hopes to make the joint NASA/SGC review of
these topics a matter of some priority. The need for urgency results from
the fact that each of the performance improvements under consideration in-
volves some amount of design modification_ but the specific amount of impact
this will have on the program effort can be minimized if these changes are
incorporated early in the design rather than as major redesign requirements.
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Section 3
NEWTECHNOLOGY
Oneof the objectives of this program has been to exploit exist-
ing and proven technology wherever practicable in order to achieve a high de-
gree of equipment reliability. As a consequence, only a limited portion of
the program effort is devoted to areas which may constitute new technology.
The Synchronous Demodulator design which is described in Section
2.2.4.4 uses a field-effect transistor circuit which appears to be an innova-
tion in synchronous demodulator design. However, as a general purpose analog-
gate, this circuit has previously been reported as a technical innovation in
NASATech. Brief 65-10284, dated September, 1965.
An antenna design technique of alternating the sense of the slot
angles from slot-to-slot in both directions of the planar array as a meansof
suppressing undesired cross-polarized lobes was briefly described in Section
2.2.1.4. Subject to further evaluation of the effectiveness of this technique
and refinement of design details, this might constitute reportable new technol-
ogy at a future date. As the design of the Hot Reference Load and several as-
pects of system digital design evolve, they also will be evaluated for possible
new technology implications.
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Section 4
PROGRAMFORNEXTREPORTINGI_fERVAL
The major program objective during the next reporting interval
will be to complete the basic designs of all radiometer subsystems, and to
assemble and perform detailed performance tests on major groupings of these
units. A comparable amount of emphasiswill be given to detailed system de-
sign review with NASA,and to detailing of parts selection and formalization
of parts approvals.
The specific manner in which the equipment development will pro-
ceed during the next quarter depends heavily on NASAdecisions and NASAaction
with regard to the contractual requirements of the program. If the anticipated
contractual change incorporating a requirement for a deliverable Breadboard
Model is forthcoming, primary emphasiswill be given to fabrication of all
elements of a complete breadboard system, and work on the detailed design and
layout of the Engineering Model will receive second priority. However, if the
formal requirement for a deliverable breadboard is not established, further
breadboarding will be discontinued (except where essential) and the program
emphasis will be concentrated on Engineering Model hardware development.
It is expected that these program uncertainties (as well as others
associated with the possible radiometer performance changes discussed in Section
2.5) will be largely resolved prior to or during the mid-February formal program
design review. Similarly, it is expected that the design review will lead to
relatively firm definition of the design areas which should pose few, if any,
future problems, as well as any where NASAfeels that design inadequacies or
interface problems still exist.
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